"A unified flagged prefix constant addition-subtraction scheme for design ..."

Soumya Ganguly et al. (2014)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2014.7032721

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/GangulyMAS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/GangulyMAS14
Soumya Ganguly, Abhishek Mittal, Syed Ershad Ahmed, M. B. Srinivas:
A unified flagged prefix constant addition-subtraction scheme for design of area and power efficient binary floating-point and constant integer arithmetic circuits. APCCAS 2014: 69-72

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.