Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs."

Luca Sterpone, Anees Ullah (2013)

> Home

Details and statistics

DOI: 10.1109/AHS.2013.6604220

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ahs/SterponeU13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ahs/SterponeU13
Luca Sterpone, Anees Ullah:
On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs. AHS 2013: 9-14

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.