"High performance two-stage charge-pump for spur reduction in CMOS PLL."

Jung-Woong Park et al. (2014)

> Home

Details and statistics

DOI: 10.1109/SSD.2014.6808749

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/IEEEssd/ParkKJWC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEssd/ParkKJWC14
Jung-Woong Park, Nam-Soo Kim, Hye-Im Jeong, Da-Sol Won, Ho-Yong Choi:
High performance two-stage charge-pump for spur reduction in CMOS PLL. SSD 2014: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.