"High performance two-stage charge-pump for spur reduction in CMOS PLL."

Jung-Woong Park et al. (2014)

Details and statistics

DOI: 10.1109/SSD.2014.6808749

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics