"A Built-in Self-Test Scheme for TSVs of Logic-DRAM Stacked 3D ICs."

Wei-Hsuan Yang et al. (2019)

Details and statistics

DOI: 10.1109/3DIC48104.2019.9058898

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics