BibTeX record journals/vlsi/PanwarPM14

download as .bib file

@article{DBLP:journals/vlsi/PanwarPM14,
  author       = {Shikha Panwar and
                  Mayuresh Piske and
                  Aatreya Vivek Madgula},
  title        = {Performance Analysis of Modified Drain Gating Techniques for Low Power
                  and High Speed Arithmetic Circuits},
  journal      = {{VLSI} Design},
  volume       = {2014},
  pages        = {380362:1--380362:5},
  year         = {2014},
  url          = {https://doi.org/10.1155/2014/380362},
  doi          = {10.1155/2014/380362},
  timestamp    = {Sun, 02 Jun 2019 21:01:36 +0200},
  biburl       = {https://dblp.org/rec/journals/vlsi/PanwarPM14.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.