BibTeX record journals/tcas/WangJDLDWKCC18

• > Home > journals/tcas/WangJDLDWKCC18

@article{DBLP:journals/tcas/WangJDLDWKCC18,
  author       = {X. Shawn Wang and
                  Xin Jin and
                  Jieqiong Du and
                  Yilei Li and
                  Yuan Du and
                  Chien{-}Heng Wong and
                  Yen{-}Cheng Kuan and
                  Chi{-}Hang Chan and
                  Mau{-}Chung Frank Chang},
  title        = {A 2-GS/s 8-Bit {ADC} Featuring Virtual-Ground Sampling Interleaved
                  Architecture in 28-nm {CMOS}},
  journal      = {{IEEE} Trans. Circuits Syst. {II} Express Briefs},
  volume       = {65-II},
  number       = {11},
  pages        = {1534--1538},
  year         = {2018},
  url          = {https://doi.org/10.1109/TCSII.2017.2758323},
  doi          = {10.1109/TCSII.2017.2758323},
  timestamp    = {Wed, 27 May 2020 17:12:01 +0200},
  biburl       = {https://dblp.org/rec/journals/tcas/WangJDLDWKCC18.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}