BibTeX record journals/tc/VasudevanVSA07

download as .bib file

@article{DBLP:journals/tc/VasudevanVSA07,
  author       = {Shobha Vasudevan and
                  Vinod Viswanath and
                  Robert W. Sumners and
                  Jacob A. Abraham},
  title        = {Automatic Verification of Arithmetic Circuits in {RTL} Using Stepwise
                  Refinement of Term Rewriting Systems},
  journal      = {{IEEE} Trans. Computers},
  volume       = {56},
  number       = {10},
  pages        = {1401--1414},
  year         = {2007},
  url          = {https://doi.org/10.1109/TC.2007.1073},
  doi          = {10.1109/TC.2007.1073},
  timestamp    = {Mon, 13 Jun 2022 12:03:25 +0200},
  biburl       = {https://dblp.org/rec/journals/tc/VasudevanVSA07.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.