BibTeX record journals/jssc/YangYM12

download as .bib file

@article{DBLP:journals/jssc/YangYM12,
  author       = {Chia{-}Hsiang Yang and
                  Tsung{-}Han Yu and
                  Dejan Markovic},
  title        = {Power and Area Minimization of Reconfigurable {FFT} Processors: {A}
                  3GPP-LTE Example},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {47},
  number       = {3},
  pages        = {757--768},
  year         = {2012},
  url          = {https://doi.org/10.1109/JSSC.2011.2176163},
  doi          = {10.1109/JSSC.2011.2176163},
  timestamp    = {Sun, 30 Aug 2020 00:12:44 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/YangYM12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.