BibTeX record journals/jssc/SinangilPFGTGWG16

• > Home > journals/jssc/SinangilPFGTGWG16

@article{DBLP:journals/jssc/SinangilPFGTGWG16,
  author       = {Mahmut E. Sinangil and
                  John W. Poulton and
                  Matthew R. Fojtik and
                  Thomas H. Greer and
                  Stephen G. Tell and
                  Andreas J. Gotterba and
                  Jesse Wang and
                  Jason Golbus and
                  Brian Zimmer and
                  William J. Dally and
                  C. Thomas Gray},
  title        = {A 28 nm 2 Mbit 6 {T} {SRAM} With Highly Configurable Low-Voltage Write-Ability
                  Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset
                  Compensation},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {51},
  number       = {2},
  pages        = {557--567},
  year         = {2016},
  url          = {https://doi.org/10.1109/JSSC.2015.2498302},
  doi          = {10.1109/JSSC.2015.2498302},
  timestamp    = {Sun, 30 Aug 2020 00:13:28 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/SinangilPFGTGWG16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}