BibTeX record journals/jssc/IshikuraKTYKSNY08

• > Home > journals/jssc/IshikuraKTYKSNY08

@article{DBLP:journals/jssc/IshikuraKTYKSNY08,
  author       = {Satoshi Ishikura and
                  Marefusa Kurumada and
                  Toshio Terano and
                  Yoshinobu Yamagami and
                  Naoki Kotani and
                  Katsuji Satomi and
                  Koji Nii and
                  Makoto Yabuuchi and
                  Yasumasa Tsukamoto and
                  Shigeki Ohbayashi and
                  Toshiyuki Oashi and
                  Hiroshi Makino and
                  Hirofumi Shinohara and
                  Hironori Akamatsu},
  title        = {A 45 nm 2-port 8T-SRAM Using Hierarchical Replica Bitline Technique
                  With Immunity From Simultaneous {R/W} Access Issues},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {43},
  number       = {4},
  pages        = {938--945},
  year         = {2008},
  url          = {https://doi.org/10.1109/JSSC.2008.917568},
  doi          = {10.1109/JSSC.2008.917568},
  timestamp    = {Sun, 30 Aug 2020 00:13:52 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/IshikuraKTYKSNY08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}