BibTeX record journals/ijrc/JaquenodVS14

download as .bib file

@article{DBLP:journals/ijrc/JaquenodVS14,
  author       = {Guillermo A. Jaquenod and
                  Javier Valls and
                  Javier Siman},
  title        = {Efficient {FPGA} Hardware Reuse in a Multiplierless Decimation Chain},
  journal      = {Int. J. Reconfigurable Comput.},
  volume       = {2014},
  pages        = {546264:1--546264:5},
  year         = {2014},
  url          = {https://doi.org/10.1155/2014/546264},
  doi          = {10.1155/2014/546264},
  timestamp    = {Thu, 02 Apr 2020 08:36:22 +0200},
  biburl       = {https://dblp.org/rec/journals/ijrc/JaquenodVS14.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.