Stop the war!
Остановите войну!
for scientists:
default search action
BibTeX record conf/vlsid/RaghunathanRL00
@inproceedings{DBLP:conf/vlsid/RaghunathanRL00, author = {Vijay Raghunathan and Srivaths Ravi and Ganesh Lakshminarayana}, title = {High-Level Synthesis with Variable-Latency Components}, booktitle = {13th International Conference on {VLSI} Design {(VLSI} Design 2000), 4-7 January 2000, Calcutta, India}, pages = {220--227}, publisher = {{IEEE} Computer Society}, year = {2000}, url = {https://doi.org/10.1109/ICVD.2000.812612}, doi = {10.1109/ICVD.2000.812612}, timestamp = {Fri, 24 Mar 2023 00:03:59 +0100}, biburl = {https://dblp.org/rec/conf/vlsid/RaghunathanRL00.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.