BibTeX record conf/asicon/JiangCLZGM15

• > Home > conf/asicon/JiangCLZGM15

@inproceedings{DBLP:conf/asicon/JiangCLZGM15,
  author       = {Xiang Jiang and
                  Jun Cheng and
                  Liang Li and
                  Ting Zhang and
                  Liao Gong and
                  Qiyun Ma},
  title        = {Sample-hold circuit and stage circuits in a traditional 12-b 80-Msample/s
                  pipelined {A/D} converter},
  booktitle    = {2015 {IEEE} 11th International Conference on ASIC, {ASICON} 2015,
                  Chengdu, China, November 3-6, 2015},
  pages        = {1--4},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/ASICON.2015.7516939},
  doi          = {10.1109/ASICON.2015.7516939},
  timestamp    = {Wed, 16 Oct 2019 14:14:56 +0200},
  biburl       = {https://dblp.org/rec/conf/asicon/JiangCLZGM15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}