BibTeX record conf/arc/TahghighiSZ16

download as .bib file

@inproceedings{DBLP:conf/arc/TahghighiSZ16,
  author    = {Mohammad Tahghighi and
               Sharad Sinha and
               Wei Zhang},
  title     = {Analytical Delay Model for {CPU-FPGA} Data Paths in Programmable System-on-Chip
               {FPGA}},
  booktitle = {Applied Reconfigurable Computing - 12th International Symposium, {ARC}
               2016, Mangaratiba, RJ, Brazil, March 22-24, 2016, Proceedings},
  pages     = {159--170},
  year      = {2016},
  crossref  = {DBLP:conf/arc/2016},
  url       = {https://doi.org/10.1007/978-3-319-30481-6\_13},
  doi       = {10.1007/978-3-319-30481-6\_13},
  timestamp = {Sun, 02 Jun 2019 21:19:59 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/arc/TahghighiSZ16},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/arc/2016,
  editor    = {Vanderlei Bonato and
               Christos Bouganis and
               Marek Gorgon},
  title     = {Applied Reconfigurable Computing - 12th International Symposium, {ARC}
               2016, Mangaratiba, RJ, Brazil, March 22-24, 2016, Proceedings},
  series    = {Lecture Notes in Computer Science},
  volume    = {9625},
  publisher = {Springer},
  year      = {2016},
  url       = {https://doi.org/10.1007/978-3-319-30481-6},
  doi       = {10.1007/978-3-319-30481-6},
  isbn      = {978-3-319-30480-9},
  timestamp = {Tue, 14 May 2019 10:00:49 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/arc/2016},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of Schloss Dagstuhl - Leibniz Center for Informatics