Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Abhishek Tiwari 0002

> Home > Persons

Person information

affiliation (PhD 2008): University of Illinois Urbana-Champaign, Department of Computer Science, IL, USA

Other persons with the same name

see FAQ

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Books and Theses

see FAQ

What is the meaning of the colors in the publication lists?

2008
[b1]
- view
  - electronic edition via handle.net
  - no references & citations available
- export record
  dblp key:
  - phd/us/Tiwari08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/us/Tiwari08
Abhishek Tiwari:
Architectural Techniques to Mitigate the Effect of Spatial and Temporal Variations in Processors. University of Illinois Urbana-Champaign, USA, 2008

Journal Articles

see FAQ

What is the meaning of the colors in the publication lists?

2007
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/micro/SarangiNCTCT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/SarangiNCTCT07
Smruti R. Sarangi, Satish Narayanasamy, Bruce Carneal, Abhishek Tiwari, Brad Calder, Josep Torrellas:
Patching Processor Design Errors with Programmable Hardware. IEEE Micro 27(1): 12-25 (2007)

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2008
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/micro/TiwariT08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/TiwariT08
Abhishek Tiwari, Josep Torrellas:
Facelift: Hiding and slowing down aging in multicores. MICRO 2008: 129-140
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/micro/SarangiGTT08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/SarangiGTT08
Smruti R. Sarangi, Brian Greskamp, Abhishek Tiwari, Josep Torrellas:
EVAL: Utilizing processors with variation-induced timing errors. MICRO 2008: 423-434
2007
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/isca/TiwariST07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/TiwariST07
Abhishek Tiwari, Smruti R. Sarangi, Josep Torrellas:
ReCycle: : pipeline adaptation to tolerate process variation. ISCA 2007: 323-334
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/micro/TeodorescuNTT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/TeodorescuNTT07
Radu Teodorescu, Jun Nakano, Abhishek Tiwari, Josep Torrellas:
Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing. MICRO 2007: 27-42
2006
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/micro/SarangiTT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/SarangiTT06
Smruti R. Sarangi, Abhishek Tiwari, Josep Torrellas:
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware. MICRO 2006: 26-37

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.