default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSudhanshu Khanna
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2019
[c15]Sudhanshu Khanna, Michael Zwerg, Brian Elies, Juergen Luebbe, Nagaraj Krishnasawamy, Hadi Najar, Suman Bellary, Wei-Yan Shih, Scott R. Summerfelt, Steven Bartling:
16MHz FRAM Micro-Controller with a Low-Cost Sub-1μA Embedded Piezo-Electric Strain Sensor for ULP Motion Detection. ISSCC 2019: 282-284- 2018
- [c14]Supreet Jeloka, Zhehong Wang, Ruochen Xie, Sudhanshu Khanna, Steven Bartling, Dennis Sylvester, David T. Blaauw:
Energy Efficient Adiabatic FRAM with 0.99 PJ/Bit Write for IoT Applications. VLSI Circuits 2018: 85-86 - 2017
- [c13]Michael Zwerg, Sudhanshu Khanna, Steven Bartling:
Non-volatile logic SoC with software-hardware co-design and integrated supply supervisor for energy harvesting applications. MWSCAS 2017: 887-889 - 2015
- [c12]Kaushik Mazumdar, Steven Bartling, Sudhanshu Khanna, Mircea R. Stan
:
A digitally-controlled power-aware low-dropout regulator to reduce standby current drain in ultra-low-power MCU. ISQED 2015: 98-102 - 2014
- [j3]Sudhanshu Khanna, Steven Bartling, Michael Clinton, Scott R. Summerfelt, John A. Rodriguez, Hugh P. McAdams:
An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at VDD = 0 V Achieving Zero Leakage With < 400-ns Wakeup Time for ULP Applications. IEEE J. Solid State Circuits 49(1): 95-106 (2014) - [j2]Kyle Craig, Yousef Shakhsheer, Saad Arrabi, Sudhanshu Khanna, John C. Lach, Benton H. Calhoun:
A 32 b 90 nm Processor Implementing Panoptic DVS Achieving Energy Efficient Operation From Sub-Threshold to High Performance. IEEE J. Solid State Circuits 49(2): 545-552 (2014) - [c11]Aatmesh Shrivastava, Yogesh K. Ramadass, Sudhanshu Khanna, Steven Bartling, Benton H. Calhoun:
A 1.2µW SIMO energy harvesting and power management unit with constant peak inductor current control achieving 83-92% efficiency across wide input and output voltages. VLSIC 2014: 1-2 - [c10]Sudhanshu Khanna, Satyanand Nalam, Benton H. Calhoun:
Pipelined Non-strobed Sensing Scheme for Lowering BL Swing in Nano-scale Memories. VLSID 2014: 139-144 - 2013
- [c9]Steven Bartling, Sudhanshu Khanna, Michael Clinton, Scott R. Summerfelt, John A. Rodriguez, Hugh P. McAdams:
An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions. ISSCC 2013: 432-433 - 2012
- [c8]Kyle Craig, Yousef Shakhsheer, Sudhanshu Khanna, Saad Arrabi, John C. Lach, Benton H. Calhoun, Stephen Kosonocky:
A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs. ISLPED 2012: 167-172 - 2011
- [c7]Yousef Shakhsheer, Sudhanshu Khanna, Kyle Craig, Saad Arrabi, John C. Lach, Benton H. Calhoun:
A 90nm data flow processor demonstrating fine grained DVS for energy efficient operation from 0.25V to 1.2V. CICC 2011: 1-4 - [c6]Joseph F. Ryan, Sudhanshu Khanna, Benton H. Calhoun:
An analytical model for performance yield of nanoscale SRAM accounting for the sense amplifier strobe signal. ISLPED 2011: 297-302 - [c5]Sudhanshu Khanna, Kyle Craig, Yousef Shakhsheer, Saad Arrabi, John C. Lach, Benton H. Calhoun:
Stepped Supply Voltage Switching for energy constrained systems. ISQED 2011: 683-688 - 2010
- [j1]Benton H. Calhoun, Joseph F. Ryan, Sudhanshu Khanna, Mateja Putic, John C. Lach:
Flexible Circuits and Architectures for Ultralow Power. Proc. IEEE 98(2): 267-282 (2010) - [c4]Benton H. Calhoun, Sudhanshu Khanna, Yanqing Zhang, Joseph F. Ryan, Brian P. Otis:
System design principles combining sub-threshold circuit and architectures with energy scavenging mechanisms. ISCAS 2010: 269-272
2000 – 2009
- 2009
- [c3]Benton H. Calhoun, Jonathan F. Bolus, Sudhanshu Khanna, Andrew D. Jurik, Alfred C. Weaver, Travis N. Blalock:
Sub-threshold Operation and Cross-hierarchy Design for Ultra Low Power Wearable Sensors. ISCAS 2009: 1437-1440 - [c2]Benton H. Calhoun, Sudhanshu Khanna, Randy W. Mann, Jiajing Wang:
Sub-threshold Circuit Design with Shrinking CMOS Devices. ISCAS 2009: 2541-2544 - [c1]Sudhanshu Khanna, Benton H. Calhoun:
Serial sub-threshold circuits for ultra-low-power systems. ISLPED 2009: 27-32
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 23:13 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
