BibTeX records: Chao Chen 0022

download as .bib file

@inproceedings{DBLP:conf/aicas/ChenWLDWY0GLZFY21,
  author    = {Wenxuan Chen and
               Zheng Wang and
               Ming Lei and
               Bo Dong and
               Zhuo Wang and
               Yongkui Yang and
               Chao Chen and
               Weiyu Guo and
               Chen Liang and
               Qian Zhang and
               Wenqi Fang and
               Zhibin Yu},
  title     = {Improving system latency of {AI} accelerator with on-chip pipelined
               activation preprocessing and multi-mode batch inference},
  booktitle = {3rd {IEEE} International Conference on Artificial Intelligence Circuits
               and Systems, {AICAS} 2021, Washington, DC, USA, June 6-9, 2021},
  pages     = {1--4},
  publisher = {{IEEE}},
  year      = {2021},
  url       = {https://doi.org/10.1109/AICAS51828.2021.9458529},
  doi       = {10.1109/AICAS51828.2021.9458529},
  timestamp = {Fri, 25 Jun 2021 11:56:02 +0200},
  biburl    = {https://dblp.org/rec/conf/aicas/ChenWLDWY0GLZFY21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/WangWL0YDCCLGCP21,
  author    = {Zheng Wang and
               Zhuo Wang and
               Jian Liao and
               Chao Chen and
               Yongkui Yang and
               Bo Dong and
               Weiguang Chen and
               Wenxuan Chen and
               Ming Lei and
               Weiyu Guo and
               Rui Chen and
               Yi Peng and
               Zhibin Yu},
  editor    = {Yiran Chen and
               Victor V. Zhirnov and
               Avesta Sasan and
               Ioannis Savidis},
  title     = {{CNN-DMA:} {A} Predictable and Scalable Direct Memory Access Engine
               for Convolutional Neural Network with Sliding-window Filtering},
  booktitle = {{GLSVLSI} '21: Great Lakes Symposium on {VLSI} 2021, Virtual Event,
               USA, June 22-25, 2021},
  pages     = {115--121},
  publisher = {{ACM}},
  year      = {2021},
  url       = {https://doi.org/10.1145/3453688.3461496},
  doi       = {10.1145/3453688.3461496},
  timestamp = {Mon, 21 Jun 2021 14:13:47 +0200},
  biburl    = {https://dblp.org/rec/conf/glvlsi/WangWL0YDCCLGCP21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhuCSCLY20,
  author    = {Liang Zhu and
               Chao Chen and
               Zihao Su and
               Weiguang Chen and
               Tao Li and
               Zhibin Yu},
  title     = {{BBS:} Micro-Architecture Benchmarking Blockchain Systems through
               Machine Learning and Fuzzy Set},
  booktitle = {{IEEE} International Symposium on High Performance Computer Architecture,
               {HPCA} 2020, San Diego, CA, USA, February 22-26, 2020},
  pages     = {411--423},
  publisher = {{IEEE}},
  year      = {2020},
  url       = {https://doi.org/10.1109/HPCA47549.2020.00041},
  doi       = {10.1109/HPCA47549.2020.00041},
  timestamp = {Wed, 15 Sep 2021 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/conf/hpca/ZhuCSCLY20.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics