![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Akira Yamawaki 0002
Person information
- affiliation: Kyushu Institute of Technology, Japan
Other persons with the same name
- Akira Yamawaki 0001 — Gifu University, Japan
Refine list
![note](https://dblp1.uni-trier.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j13]Honoka Tani, Akira Yamawaki:
Light-weight color image conversion like pencil drawing for high-level synthesized hardware. Artif. Life Robotics 29(1): 29-36 (2024) - 2023
- [j12]Kilryong Lee, Akira Yamawaki:
An investigation of software describing methods to design dual background scrolling hardware in high-level synthesis. Artif. Life Robotics 28(3): 547-552 (2023) - 2022
- [j11]Kilryong Lee, Akira Yamawaki:
Background scrolling in high-level synthesis oriented game programing library. Artif. Life Robotics 27(3): 455-460 (2022) - [j10]Kohei Shinyamada, Akira Yamawaki:
Development of a real camera system with high-level synthesised hardware of median-based dynamic background subtraction. Artif. Life Robotics 27(3): 541-546 (2022) - [j9]Atsushi Shojima, Akira Yamawaki:
Development of a general purpose verification environment for high-level-synthesis image processing hardware with support for dynamic partial reconfiguration. Artif. Life Robotics 27(3): 554-560 (2022) - [c21]Honoka Tani, Akira Yamawaki:
Memory Access Optimization for Former Process of Pencil Drawing Style Image Conversion in High-Level Synthesis. PDCAT 2022: 57-68 - 2021
- [c20]Kohei Shinyamada, Akira Yamawaki:
Development of High Performance Hardware by High-Level Synthesis of Median-Based Dynamic Background Subtraction Method with Multiple Line Buffers. TENCON 2021: 123-127 - [c19]Kilryong Lee, Akira Yamawaki:
Omnidirectional Background Scrolling in High-Level Synthesis Oriented Game Programing Library. TENCON 2021: 140-144 - 2020
- [j8]Moena Yamasaki, Akira Yamawaki:
Duplicating same argument of function to realize efficient hardware for high-level synthesis. Artif. Life Robotics 25(2): 248-252 (2020) - [j7]Yuki Yamagata, Akira Yamawaki:
A performance evaluation of read/write burst transfer by high-level synthesizable software for the alpha blending processing. Artif. Life Robotics 25(2): 253-257 (2020)
2010 – 2019
- 2019
- [j6]Yuichi Morita, Sota Kono, Akira Yamawaki:
Proposal of an ultrasonic sensor array with flexible and scalable organization. Artif. Life Robotics 24(2): 189-194 (2019) - [c18]Yuki Yamagata, Akira Yamawaki:
Development of Filled Circle Drawing in High-Level Synthesis Oriented Game Programming Library. PDCAT 2019: 277-281 - [c17]Moena Yamasaki, Akira Yamawaki:
Effect of Parallel Processing by Duplicating Histogram in Automatic Image Binarization for High-Level Synthesis. PDCAT 2019: 525-528 - 2018
- [j5]Akira Yamawaki, Seiichi Serikawa:
A Describing Method of an Image Processing Software in C for a High-Level Synthesis Considering a Function Chaining. IEICE Trans. Inf. Syst. 101-D(2): 324-334 (2018) - [c16]Moena Yamawasaki, Akira Yamawaki:
Describing Methods for High-level Synthesis of Histogram Generation and Their Evaluation. TENCON 2018: 2127-2130 - [c15]Yuki Yamagata, Akira Yamawaki:
An Evaluation of Burst Transfer Inferred by a High-level Synthesis Tool. TENCON 2018: 2131-2134 - 2016
- [c14]Akira Yamawaki, Seiichi Serikawa:
Battery Life Estimation of Sensor Node with Zero Standby Power Consumption. CSE/EUC/DCABES 2016: 166-172 - 2015
- [j4]Akira Yamawaki, Mayu Yamanaka, Seiichi Serikawa:
A sensor node architecture with zero standby power on wireless sensor network. Artif. Life Robotics 20(3): 210-216 (2015) - [p1]Lifeng Zhang, Akira Yamawaki, Seiichi Serikawa:
Identify a Specified Fish Species by the Co-occurrence Matrix and AdaBoost. Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing 2015: 99-112 - 2013
- [c13]Huimin Lu
, Yujie Li, Lifeng Zhang, Akira Yamawaki, Shiyuan Yang, Seiichi Serikawa:
Underwater optical image dehazing using guided trigonometric bilateral filtering. ISCAS 2013: 2147-2150 - 2012
- [j3]Akira Yamawaki
, Seiichi Serikawa:
A lightweight sensing method of tooth-touch sound for disabled person using remote controller. Artif. Life Robotics 17(2): 322-329 (2012) - [c12]Hiroyuki Tanabe, Kohei Miyata, Akira Yamawaki, Seiichi Serikawa:
A generic SoC platform using DPR feature to improve social life. SII 2012: 125-128 - 2010
- [j2]Akira Yamawaki
, Takayuki Katakami, Yuhki Kitazono, Seiichi Serikawa:
A method using the same light sensor for detecting multiple events near a window in crimes involving intrusion into a home. Artif. Life Robotics 15(1): 30-32 (2010) - [c11]Akira Yamawaki, Seiichi Serikawa:
An Architecture of Prototyping System for Dynamic Partial Reconfiguration on FPGA. ERSA 2010: 263-266 - [c10]Akira Yamawaki
, Seiichi Serikawa, Masahiko Iwane:
An Efficient Hardware Architecture from C Program with Memory Access to Hardware. ICCSA (2) 2010: 488-502
2000 – 2009
- 2009
- [c9]Akira Yamawaki, Seiichi Serikawa, Masahiko Iwane:
An Efficient Comparative Evaluation to Buffering Methods for Window-based Image Processing Using Semi-programmable Hardware. ERSA 2009: 233-239 - [c8]Akira Yamawaki, Masahiko Iwane:
An intermediate hardware model with load/store unit for C to FPGA. FPGA 2009: 279 - 2008
- [c7]Akira Yamawaki, Kazuharu Morita, Masahiko Iwane:
An FPGA implementation of a DWT with 5/3 filter using semi-programmable hardware. APCCAS 2008: 709-712 - 2007
- [c6]Akira Yamawaki, Masahiko Iwane:
A Programmable Load/Store Unit on C-based Hardware Design for FPGA. FPT 2007: 361-364 - [c5]Akira Yamawaki, Masahiko Iwane:
An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip. ICPADS 2007: 1-8 - 2005
- [c4]Akira Yamawaki, Masahiko Iwane:
An efficient parallel processing using a cache memory with synchronization on a Soc-multiprocessor. Circuits, Signals, and Systems 2005: 142-147 - [c3]Akira Yamawaki, Masahiko Iwane:
Coherence Maintenances to realize an efficient parallel processing for a Cache Memory with Synchronization on a Chip-Multiprocessor. ISPAN 2005: 324-333 - 2004
- [c2]Akira Yamawaki, Masahiko Iwane:
Evaluation of mechanisms introduced to improve performance of TSVM cache. Parallel and Distributed Computing and Networks 2004: 502-507 - 2002
- [c1]Akira Yamawaki, Masahiko Iwane:
Organization of Shared Memory with Synchronization for Multiprocessor-on-a-chip. ICPADS 2002: 83-90 - 2001
- [j1]Masahiko Iwane, Akira Yamawaki, Makoto Tanaka:
Tagged communication and synchronization memory for multiprocessor-on-a-chip. Syst. Comput. Jpn. 32(4): 1-13 (2001)
Coauthor Index
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 22:58 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint