Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Richard J. Weiss

> Home > Persons

Person information

affiliation: Cadence Design Systems, San Jose, CA, USA
affiliation: First PASS, NW Palm Bay, FL, USA

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

1990 – 1999

see FAQ

What is the meaning of the colors in the publication lists?

1997
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/vlsisp/CarrigCFPSW97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/CarrigCFPSW97
Keith M. Carrig, Albert M. Chu, Frank D. Ferraiolo, John G. Petrovick, P. Andrew Scott, Richard J. Weiss:
A Clock Methodology for High-Performance Microprocessors. J. VLSI Signal Process. 16(2-3): 217-224 (1997)
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/BertoletCCCDFKPPRWBDGLMSW97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/BertoletCCCDFKPPRWBDGLMSW97
A. Bertolet, K. Carpenter, Keith M. Carrig, Albert M. Chu, A. Dean, Frank D. Ferraiolo, Stephan Kenyon, D. Phan, John G. Petrovick, G. Rodgers, D. Willmott, T. Bairley, T. Decker, V. Girardi, Y. Lapid, M. Murphy, P. Andrew Scott, Richard J. Weiss:
A pseudo-hierarchical methodology for high performance microprocessor design. ISPD 1997: 124-129

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.