![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Thomas Zeiser
Person information
Refine list
![note](https://dblp1.uni-trier.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2020
- [c11]Tirthak Patel
, Adam Wagenhäuser, Christopher Eibel, Timo Hönig, Thomas Zeiser, Devesh Tiwari:
What does Power Consumption Behavior of HPC Jobs Reveal? : Demystifying, Quantifying, and Predicting Power Consumption Characteristics. IPDPS 2020: 799-809
2010 – 2019
- 2019
- [j10]Faisal Shahzad
, Jonas Thies
, Moritz Kreutzer, Thomas Zeiser, Georg Hager
, Gerhard Wellein
:
CRAFT: A Library for Easier Application-Level Checkpoint/Restart and Automatic Fault Tolerance. IEEE Trans. Parallel Distributed Syst. 30(3): 501-514 (2019) - [c10]Jan Eitzinger, Thomas Gruber, Ayesha Afzal
, Thomas Zeiser, Gerhard Wellein
:
ClusterCockpit - A web application for job-specific performance monitoring. CLUSTER 2019: 1-7 - 2018
- [j9]Faisal Shahzad, Moritz Kreutzer, Thomas Zeiser, Rui Machado, Andreas Pieper, Georg Hager
, Gerhard Wellein
:
Building and utilizing fault tolerance support tools for the GASPI applications. Int. J. High Perform. Comput. Appl. 32(5): 613-626 (2018) - 2017
- [i12]Faisal Shahzad, Jonas Thies, Moritz Kreutzer, Thomas Zeiser, Georg Hager, Gerhard Wellein:
CRAFT: A library for easier application-level Checkpoint/Restart and Automatic Fault Tolerance. CoRR abs/1708.02030 (2017) - [i11]Markus Wittmann, Viktor Haag, Thomas Zeiser, Harald Köstler, Gerhard Wellein:
Lattice Boltzmann Benchmark Kernels as a Testbed for Performance Analysis. CoRR abs/1711.11468 (2017) - 2016
- [j8]Markus Wittmann, Georg Hager
, Thomas Zeiser, Jan Treibig, Gerhard Wellein
:
Chip-level and multi-node analysis of energy-optimized lattice Boltzmann CFD simulations. Concurr. Comput. Pract. Exp. 28(7): 2295-2315 (2016) - [i10]Nicolay Hammer, Ferdinand Jamitzky, Helmut Satzger, Momme Allalen, Alexander Block, Anupam Karmakar, Matthias Brehm, Reinhold Bader, Luigi Iapichino
, Antonio Ragagnin, Vasilios Karakasis, Dieter Kranzlmüller, Arndt Bode, Herbert Huber, Martin Kühn, Rui Machado, Daniel Grünewald, Philipp V. F. Edelmann, Friedrich K. Röpke
, Markus Wittmann, Thomas Zeiser, Gerhard Wellein, Gerald Mathias, Magnus Schwörer, Konstantin Lorenzen, Christoph Federrath
, Ralf Klessen, Karl-Ulrich Bamberg, Hartmut Ruhl, Florian Schornbaum, Martin Bauer, Anand Nikhil, Jiaxing Qi, Harald Klimach, Hinnerk Stüben, Abhishek Deshmukh, Tobias Falkenstein, Klaus Dolag, Margarita Petkova:
Extreme Scale-out SuperMUC Phase 2 - lessons learned. CoRR abs/1609.01507 (2016) - 2015
- [c9]Faisal Shahzad, Moritz Kreutzer, Thomas Zeiser, Rui Machado, Andreas Pieper, Georg Hager
, Gerhard Wellein
:
Building a Fault Tolerant Application Using the GASPI Communication Layer. CLUSTER 2015: 580-587 - [c8]Nicolay Hammer, Ferdinand Jamitzky, Helmut Satzger, Momme Allalen, Alexander Block, Anupam Karmakar, Matthias Brehm, Reinhold Bader, Luigi Iapichino
, Antonio Ragagnin
, Vasilios Karakasis, Dieter Kranzlmüller, Arndt Bode, Herbert Huber, Martin Kühn, Rui Machado, Daniel Grünewald, Philipp V. F. Edelmann, Friedrich K. Röpke, Markus Wittmann, Thomas Zeiser, Gerhard Wellein
, Gerald Mathias
, Magnus Schwörer, Konstantin Lorenzen, Christoph Federrath
, Ralf Klessen, Karl-Ulrich Bamberg, Hartmut Ruhl, Florian Schornbaum, Martin Bauer, Anand Nikhil, Jiaxing Qi, Harald Klimach, Hinnerk Stüben, Abhishek Deshmukh, Tobias Falkenstein, Klaus Dolag, Margarita Petkova:
Extreme Scale-out SuperMUC Phase 2 - lessons learned. PARCO 2015: 827-836 - [i9]Faisal Shahzad, Moritz Kreutzer, Thomas Zeiser, Rui Machado, Andreas Pieper, Georg Hager, Gerhard Wellein:
Building a fault tolerant application using the GASPI communication layer. CoRR abs/1505.04628 (2015) - [i8]Markus Wittmann, Thomas Zeiser, Georg Hager, Gerhard Wellein:
Short Note on Costs of Floating Point Operations on current x86-64 Architectures: Denormals, Overflow, Underflow, and Division by Zero. CoRR abs/1506.03997 (2015) - 2014
- [i7]Markus Wittmann, Thomas Zeiser, Georg Hager, Gerhard Wellein:
Modeling and analyzing performance for highly optimized propagation steps of the lattice Boltzmann method on sparse lattices. CoRR abs/1410.0412 (2014) - 2013
- [j7]Markus Wittmann, Thomas Zeiser, Georg Hager
, Gerhard Wellein
:
Comparison of different propagation steps for lattice Boltzmann methods. Comput. Math. Appl. 65(6): 924-935 (2013) - [j6]Faisal Shahzad, Markus Wittmann, Moritz Kreutzer, Thomas Zeiser, Georg Hager
, Gerhard Wellein
:
A Survey of Checkpoint/Restart Techniques on Distributed Memory Systems. Parallel Process. Lett. 23(4) (2013) - [c7]Faisal Shahzad, Markus Wittmann, Thomas Zeiser, Georg Hager
, Gerhard Wellein:
An Evaluation of Different I/O Techniques for Checkpoint/Restart. IPDPS Workshops 2013: 1708-1716 - [i6]Markus Wittmann, Georg Hager, Thomas Zeiser, Gerhard Wellein:
Asynchronous MPI for the Masses. CoRR abs/1302.4280 (2013) - [i5]Markus Wittmann, Georg Hager, Thomas Zeiser, Gerhard Wellein:
An analysis of energy-optimized lattice-Boltzmann CFD simulations from the chip to the highly parallel level. CoRR abs/1304.7664 (2013) - 2012
- [c6]Faisal Shahzad, Markus Wittmann, Thomas Zeiser, Gerhard Wellein
:
Asynchronous Checkpointing by Dedicated Checkpoint Threads. EuroMPI 2012: 289-290 - 2011
- [j5]Johannes Habich, Thomas Zeiser, Georg Hager
, Gerhard Wellein
:
Performance analysis and optimization strategies for a D3Q19 lattice Boltzmann kernel on nVIDIA GPUs using CUDA. Adv. Eng. Softw. 42(5): 266-272 (2011) - [i4]Markus Wittmann, Thomas Zeiser, Georg Hager, Gerhard Wellein:
Comparison of different Propagation Steps for the Lattice Boltzmann Method. CoRR abs/1111.0922 (2011) - [i3]Markus Wittmann, Thomas Zeiser, Georg Hager, Gerhard Wellein:
Domain decomposition and locality optimization for large-scale lattice Boltzmann simulations. CoRR abs/1111.1129 (2011)
2000 – 2009
- 2009
- [j4]Thomas Zeiser, Georg Hager
, Gerhard Wellein
:
Benchmark Analysis and Application Results for Lattice Boltzmann Simulations on NEC SX Vector and Intel Nehalem Systems. Parallel Process. Lett. 19(4): 491-511 (2009) - [c5]Gerhard Wellein
, Georg Hager
, Thomas Zeiser, Markus Wittmann, Holger Fehske:
Efficient Temporal Blocking for Stencil Computations by Multicore-Aware Wavefront Parallelization. COMPSAC (1) 2009: 579-586 - [c4]Thomas Zeiser, Georg Hager
, Gerhard Wellein:
The world's fastest CPU and SMP node: Some performance results from the NEC SX-9. IPDPS 2009: 1-8 - 2008
- [j3]Stefan Donath, Klaus Iglberger, Gerhard Wellein
, Thomas Zeiser, Aditya Nitsure, Ulrich Rüde
:
Performance comparison of different parallel lattice Boltzmann implementations on multi-core multi-socket systems. Int. J. Comput. Sci. Eng. 4(1): 3-11 (2008) - [j2]Lilit Axner, Jörg Bernsdorf, Thomas Zeiser, Peter Lammers, Jan Linxweiler
, Alfons G. Hoekstra:
Performance evaluation of a parallel sparse lattice Boltzmann solver. J. Comput. Phys. 227(10): 4895-4911 (2008) - [j1]Georg Hager
, Thomas Zeiser, Gerhard Wellein
:
Data Access Characteristics and Optimizations for Sun UltraSPARC T2 and T2+ Systems. Parallel Process. Lett. 18(4): 471-490 (2008) - [c3]Georg Hager
, Thomas Zeiser, Gerhard Wellein:
Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers. IPDPS 2008: 1-7 - [p1]Thomas Zeiser, Georg Hager, Gerhard Wellein:
Vector Computers in a World of Commodity Clusters, Massively Parallel Systems and Many-Core Many-Threaded CPUs: Recent Experience Based on an Advanced Lattice Boltzmann Flow Solver. High Performance Computing in Science and Engineering 2008: 333-347 - 2007
- [i2]Georg Hager, Thomas Zeiser, Gerhard Wellein:
Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers. CoRR abs/0712.2302 (2007) - [i1]Georg Hager, Holger Stengel, Thomas Zeiser, Gerhard Wellein:
RZBENCH: Performance evaluation of current HPC architectures using low-level and application benchmarks. CoRR abs/0712.3389 (2007) - 2004
- [c2]Thomas Pohl, Frank Deserno, Nils Thürey, Ulrich Rüde
, Peter Lammers, Gerhard Wellein, Thomas Zeiser:
Performance Evaluation of Parallel Large-Scale Lattice Boltzmann Applications on Three Supercomputing Architectures. SC 2004: 21 - 2003
- [c1]Jörg Bernsdorf, Uwe Jaekel
, Thomas Zeiser, T. Takei, H. Matsumoto, K. Nishizawa:
Lattice Boltzmann Simulation and Visualisation of Adsorption Processes in Complex Geometries. International Conference on Computational Science 2003: 1054-1061
Coauthor Index
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 23:06 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint