BibTeX records: Jianyu Zhong

download as .bib file

@article{DBLP:journals/tcas/ZhuCZLZM18,
  author    = {Yan Zhu and
               Chi{-}Hang Chan and
               Zi{-}Hao Zheng and
               Cheng Li and
               Jianyu Zhong and
               Rui Paulo Martins},
  title     = {A 0.19 mm\({}^{\mbox{2}}\) 10 b 2.3 GS/s 12-Way Time-Interleaved Pipelined-SAR
               {ADC} in 65-nm {CMOS}},
  journal   = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
  volume    = {65-I},
  number    = {11},
  pages     = {3606--3616},
  year      = {2018},
  url       = {https://doi.org/10.1109/TCSI.2018.2859027},
  doi       = {10.1109/TCSI.2018.2859027},
  timestamp = {Thu, 06 Aug 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tcas/ZhuCZLZM18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcas/WangLZZLCM18,
  author    = {Guan{-}Cheng Wang and
               Cheng Li and
               Yan Zhu and
               Jianyu Zhong and
               Yan Lu and
               Chi{-}Hang Chan and
               Rui Paulo Martins},
  title     = {Missing-Code-Occurrence Probability Calibration Technique for {DAC}
               Nonlinearity With Supply and Reference Circuit Analysis in a {SAR}
               {ADC}},
  journal   = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
  volume    = {65-I},
  number    = {11},
  pages     = {3707--3719},
  year      = {2018},
  url       = {https://doi.org/10.1109/TCSI.2018.2858848},
  doi       = {10.1109/TCSI.2018.2858848},
  timestamp = {Thu, 06 Aug 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tcas/WangLZZLCM18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcas/ZhongZCSUM17,
  author    = {Jianyu Zhong and
               Yan Zhu and
               Chi{-}Hang Chan and
               Sai{-}Weng Sin and
               Seng{-}Pan U and
               Rui Paulo Martins},
  title     = {A 12b 180MS/s 0.068mm\({}^{\mbox{2}}\) With Full-Calibration-Integrated
               Pipelined-SAR {ADC}},
  journal   = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
  volume    = {64-I},
  number    = {7},
  pages     = {1684--1695},
  year      = {2017},
  url       = {https://doi.org/10.1109/TCSI.2017.2679748},
  doi       = {10.1109/TCSI.2017.2679748},
  timestamp = {Fri, 22 May 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tcas/ZhongZCSUM17.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/esscirc/Zhong0CSUM16,
  author    = {Jianyu Zhong and
               Yan Zhu and
               Chi{-}Hang Chan and
               Sai{-}Weng Sin and
               Seng{-}Pan U and
               Rui Paulo Martins},
  title     = {A 12b 180MS/s 0.068mm\({}^{\mbox{2}}\) pipelined-SAR {ADC} with merged-residue
               {DAC} for noise reduction},
  booktitle = {{ESSCIRC} Conference 2016: 42\({}^{\mbox{nd}}\) European Solid-State
               Circuits Conference, Lausanne, Switzerland, September 12-15, 2016},
  pages     = {169--172},
  publisher = {{IEEE}},
  year      = {2016},
  url       = {https://doi.org/10.1109/ESSCIRC.2016.7598269},
  doi       = {10.1109/ESSCIRC.2016.7598269},
  timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl    = {https://dblp.org/rec/conf/esscirc/Zhong0CSUM16.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcas/Zhong0SUM15,
  author    = {Jianyu Zhong and
               Yan Zhu and
               Sai{-}Weng Sin and
               Seng{-}Pan U and
               Rui Paulo Martins},
  title     = {Thermal and Reference Noise Analysis of Time-Interleaving {SAR} and
               Partial-Interleaving Pipelined-SAR ADCs},
  journal   = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
  volume    = {62-I},
  number    = {9},
  pages     = {2196--2206},
  year      = {2015},
  url       = {https://doi.org/10.1109/TCSI.2015.2452331},
  doi       = {10.1109/TCSI.2015.2452331},
  timestamp = {Fri, 22 May 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tcas/Zhong0SUM15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of Schloss Dagstuhl - Leibniz Center for Informatics