BibTeX records: Jeff Sondeen

download as .bib file

@inproceedings{DBLP:conf/glvlsi/KangSD09,
  author    = {Young Hoon Kang and
               Jeff Sondeen and
               Jeffrey T. Draper},
  title     = {Multicast routing with dynamic packet fragmentation},
  booktitle = {{ACM} Great Lakes Symposium on {VLSI}},
  pages     = {113--116},
  publisher = {{ACM}},
  year      = {2009}
}
@inproceedings{DBLP:conf/icecsys/KwonSD08,
  author    = {Taek{-}Jun Kwon and
               Jeff Sondeen and
               Jeff Draper},
  title     = {Floating-point division and square root implementation using a Taylor-series
               expansion algorithm},
  booktitle = {{ICECS}},
  pages     = {702--705},
  publisher = {{IEEE}},
  year      = {2008}
}
@inproceedings{DBLP:conf/iscas/BarrettMKSCSD06,
  author    = {Tim Barrett and
               Sumit D. Mediratta and
               Taek{-}Jun Kwon and
               Ravinder Singh and
               Sachit Chandra and
               Jeff Sondeen and
               Jeffrey T. Draper},
  title     = {A double-data rate {(DDR)} processing-in-memory {(PIM)} device with
               wideword floating-point capability},
  booktitle = {{ISCAS}},
  publisher = {{IEEE}},
  year      = {2006}
}
@article{DBLP:journals/vlsisp/DraperBSMKKD05,
  author    = {Jeffrey T. Draper and
               Tim Barrett and
               Jeff Sondeen and
               Sumit D. Mediratta and
               Chang Woo Kang and
               Ihn Kim and
               Gokhan Daglikoca},
  title     = {A Prototype Processing-In-Memory {(PIM)} Chip for the Data-Intensive
               Architecture {(DIVA)} System},
  journal   = {J. {VLSI} Signal Process.},
  volume    = {40},
  number    = {1},
  pages     = {73--84},
  year      = {2005}
}
@inproceedings{DBLP:conf/iscas/MedirattaSSD05,
  author    = {Sumit D. Mediratta and
               Craig S. Steele and
               Jeff Sondeen and
               Jeffrey T. Draper},
  title     = {An area-efficient and protected network interface for processing-in-memory
               systems},
  booktitle = {{ISCAS} {(3)}},
  pages     = {2951--2954},
  publisher = {{IEEE}},
  year      = {2005}
}
@inproceedings{DBLP:conf/iscas/KwonSD05,
  author    = {Taek{-}Jun Kwon and
               Jeff Sondeen and
               Jeffrey T. Draper},
  title     = {Design trade-offs in floating-point unit implementation for embedded
               and processing-in-memory systems},
  booktitle = {{ISCAS} {(4)}},
  pages     = {3331--3334},
  publisher = {{IEEE}},
  year      = {2005}
}
@inproceedings{DBLP:conf/iscas/KwonMSD04,
  author    = {Taek{-}Jun Kwon and
               Joong{-}Seok Moon and
               Jeff Sondeen and
               Jeffrey T. Draper},
  title     = {A 0.18 {\(\mathrm{\mu}\)}m implementation of a floating-point unit
               for a processing-in-memory system},
  booktitle = {{ISCAS} {(2)}},
  pages     = {453--456},
  publisher = {{IEEE}},
  year      = {2004}
}
@inproceedings{DBLP:conf/vlsid/MedirattaSD04,
  author    = {Sumit D. Mediratta and
               Jeff Sondeen and
               Jeffrey T. Draper},
  title     = {An Area-Efficient Router for the Data-Intensive Architecture {(DIVA)}
               System},
  booktitle = {{VLSI} Design},
  pages     = {863--868},
  publisher = {{IEEE} Computer Society},
  year      = {2004}
}
@inproceedings{DBLP:conf/asap/DraperSMK02,
  author    = {Jeffrey T. Draper and
               Jeff Sondeen and
               Sumit D. Mediratta and
               Ihn Kim},
  title     = {Implementation of a 32-bit {RISC} Processor for the Data-Intensive
               Architecture Processing-In-Memory Chip},
  booktitle = {{ASAP}},
  pages     = {163--172},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics