Pasquale Corsonello

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Giovanni Staino

> Home > Persons > Pasquale Corsonello

Publications

2009
[c27]
- view
  authority control:
- export record
  dblp key:
  - conf/icetet/JainSC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icetet/JainSC09
Aakash Jain, Giovanni Staino, Pasquale Corsonello:
Quad-Port Memory Blocks in Radiation-Tolerant FPGAs: An Application for Image Processing Systems. ICETET 2009: 368-371
2007
[c19]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/CorsonelloPSLC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/CorsonelloPSLC07
Pasquale Corsonello, Stefania Perri, Giovanni Staino, Marco Lanuzza, Giuseppe Cocorullo:
Design and Implementation of a 90nm Low bit-rate Image Compression Core. DSD 2007: 383-389
2006
[j11]
- view
  authority control:
- export record
  dblp key:
  - journals/tcsv/CorsonelloPSLC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/CorsonelloPSLC06
Pasquale Corsonello, Stefania Perri, Giovanni Staino, Marco Lanuzza, Giuseppe Cocorullo:
Low bit rate image compression core for onboard space applications. IEEE Trans. Circuits Syst. Video Technol. 16(1): 114-128 (2006)
2003
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/PerriCS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/PerriCS03
Stefania Perri, Pasquale Corsonello, Giovanni Staino:
A low-power sub-nanosecond standard-cells based adder. ICECS 2003: 296-299
2002
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/pdp/CorsonelloSST02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pdp/CorsonelloSST02
Pasquale Corsonello, Giandomenico Spezzano, Giovanni Staino, Domenico Talia:
Efficient Implementation of Cellular Algorithms on Reconfigurable Hardware. PDP 2002: 211-218
2001
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/PerriCCCS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/PerriCCCS01
Stefania Perri, Pasquale Corsonello, Giuseppe Cocorullo, Gregorio Cappuccino, Giovanni Staino:
VLSI implementation of a fully static CMOS 56-bit self-timed adder using overlapped execution circuits. ICECS 2001: 723-727
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/CappuccinoCCPS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/CappuccinoCCPS01
Gregorio Cappuccino, Pasquale Corsonello, Giuseppe Cocorullo, Stefania Perri, Giovanni Staino:
Dynamic power of CMOS gates driving lossy transmission lines. ICECS 2001: 1579-1582

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.