Takahiro Watanabe

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Minoru Watanabe

> Home > Persons > Takahiro Watanabe

Publications

2013
[c27]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/YozaMTKKWFISAYW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/YozaMTKKWFISAYW13
Takashi Yoza, Retsu Moriwaki, Yuki Torigai, Yuki Kamikubo, Takayuki Kubota, Takahiro Watanabe, Takumi Fujimori, Hiroyuki Ito, Masato Seo, Kouta Akagi, Yuichiro Yamaji, Minoru Watanabe:
FPGA Blokus Duo Solver using a massively parallel architecture. FPT 2013: 494-497
2012
[j17]
- view
  authority control:
- export record
  dblp key:
  - journals/sigarch/WatanabeW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/WatanabeW12
Takahiro Watanabe, Minoru Watanabe:
0.18 μm CMOS proess high-sensitivity optially reonfgurable gatearray VLSI. SIGARCH Comput. Archit. News 40(5): 82-86 (2012)
[c26]
- view
  authority control:
- export record
  dblp key:
  - conf/arc/WatanabeW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/WatanabeW12
Takahiro Watanabe, Minoru Watanabe:
Triple Module Redundancy of a Laser Array Driver Circuit for Optically Reconfigurable Gate Arrays. ARC 2012: 163-173
[c25]
- view
  authority control:
- export record
  dblp key:
  - conf/ipps/WatanabeW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/WatanabeW12
Takahiro Watanabe, Minoru Watanabe:
High Speed - Low Power Optical Configuration on an ORGA with a Phase-modulation Type Holographic Memory. IPDPS Workshops 2012: 256-260
[c24]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/WatanabeW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/WatanabeW12
Takahiro Watanabe, Minoru Watanabe:
0.18-um CMOS Process Highly Sensitive Differential Optically Reconfigurable Gate Array VLSI. ISVLSI 2012: 308-313
[c23]
- view
  authority control:
- export record
  dblp key:
  - conf/mwscas/WatanabeW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/WatanabeW12
Takahiro Watanabe, Minoru Watanabe:
Inversion/non-inversion reconfiguration scheme for a 0.18 J.1m CMOS process optically reconfigurable gate array VLSI. MWSCAS 2012: 117-120
2011
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/WatanabeW11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/WatanabeW11
Takahiro Watanabe, Minoru Watanabe:
Dependable Optically Reconfigurable Gate Array with a Phase-Modulation Type Holographic Memory. FPL 2011: 34-37
[c19]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/WatanabeMYKTNYUAW11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/WatanabeMYKTNYUAW11
Takahiro Watanabe, Retsu Moriwaki, Yuichiro Yamaji, Yuki Kamikubo, Yuki Torigai, Yuki Nihira, Takashi Yoza, Yumiko Ueno, Yuji Aoyama, Minoru Watanabe:
An FPGA Connect6 Solver with a two-stage pipelined evaluation. FPT 2011: 1-4
2010
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/MabuchiWMAGYNW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/MabuchiWMAGYNW10
Takayuki Mabuchi, Takahiro Watanabe, Retsu Moriwaki, Yuji Aoyama, Amarjargal Gundjalam, Yuichiro Yamaji, Hironari Nakada, Minoru Watanabe:
Othello Solver based on a soft-core MIMD processor array. FPT 2010: 511-514

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.