Willy M. C. Sansen

◀ ▶ joint publications with Augusto Manuel Marques

> Home > Persons > Willy M. C. Sansen

Publications

1999
[j19]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/GeertsMSS99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GeertsMSS99
Yves Geerts, Augusto Manuel Marques, Michel S. J. Steyaert, Willy Sansen:
A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications. IEEE J. Solid State Circuits 34(7): 927-936 (1999)
1998
[j16]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/MarquesPSS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MarquesPSS98
Augusto Manuel Marques, Vincenzo Peluso, Michel S. J. Steyaert, Willy Sansen:
A 15-b resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technology. IEEE J. Solid State Circuits 33(7): 1065-1075 (1998)
[j15]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/PelusoVMSS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PelusoVMSS98
Vincenzo Peluso, Peter J. Vancorenland, Augusto Manuel Marques, Michel S. J. Steyaert, Willy Sansen:
A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range. IEEE J. Solid State Circuits 33(12): 1887-1897 (1998)
[j14]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/BastosMSS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BastosMSS98
José Bastos, Augusto Manuel Marques, Michel S. J. Steyaert, Willy Sansen:
A 12-bit intrinsic accuracy high-speed CMOS DAC. IEEE J. Solid State Circuits 33(12): 1959-1969 (1998)
[j12]
- view
  authority control:
- export record
  dblp key:
  - journals/winet/MarquesSS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/winet/MarquesSS98
Augusto Manuel Marques, Michiel S. J. Steyaert, Willy M. C. Sansen:
Theory of PLL fractional-N frequency synthesizers. Wirel. Networks 4(1): 79-85 (1998)
[c29]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/BoschBVPMBSGS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/BoschBVPMBSGS98
Anne Van den Bosch, Marc Borremans, Jan Vandenbussche, Geert Van der Plas, Augusto Manuel Marques, José Bastos, Michiel Steyaert, Georges G. E. Gielen, Willy Sansen:
A 12 bit 200 MHz low glitch CMOS D/A converter. CICC 1998: 249-252
[c23]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/MarquesBSS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MarquesBSS98
Augusto Manuel Marques, José Bastos, Michiel Steyaert, Willy Sansen:
A current steering architecture for 12-bit high-speed D/A converters. ICECS 1998: 23-26
[c22]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/MarquesPSS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MarquesPSS98
Augusto Manuel Marques, Valentino Peluso, Michiel Steyaert, Willy M. C. Sansen:
Analysis of the trade-off between bandwidth, resolution, and power in ΔΣ analog to digital converters. ICECS 1998: 153-156
[c21]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/MarquesGSS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MarquesGSS98
Augusto Manuel Marques, Yves Geerts, Michiel Steyaert, Willy Sansen:
Settling time analysis of third order systems. ICECS 1998: 505-508

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.