Parag Upadhyaya

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Thomas Mallard

> Home > Persons > Parag Upadhyaya

Publications

2017
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/ErettHCCGHNMSSF17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ErettHCCGHNMSSF17
Marc Erett, James Hudner, Declan Carey, Ronan Casey, Kevin Geary, Kay Hearne, Pedro Neto, Thomas Mallard, Vikas Sooden, Mark Smyth, Yohan Frans, Jay Im, Parag Upadhyaya, Wenfeng Zhang, Winson Lin, Bruce Xu, Ken Chang:
A 0.5-16.3 Gbps Multi-Standard Serial Transceiver With 219 mW/Channel in 16-nm FinFET. IEEE J. Solid State Circuits 52(7): 1783-1797 (2017)
2016
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/ErettHCCGHNMSSF16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ErettHCCGHNMSSF16
Marc Erett, James Hudner, Declan Carey, Ronan Casey, Kevin Geary, Kay Hearne, Pedro Neto, Thomas Mallard, Vikas Sooden, Mark Smyth, Yohan Frans, Jay Im, Parag Upadhyaya, Wenfeng Zhang, Winson Lin, Bruce Xu, Ken Chang:
A 0.5-16.3Gbps multi-standard serial transceiver with 219mW/channel in 16nm FinFET. ESSCIRC 2016: 297-300

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.