Jung Hoon Lee

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Jong Duk Lee

> Home > Persons > Jung Hoon Lee

Publications

2009
[j11]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/ChoLLLSP09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ChoLLLSP09
Seongjae Cho, Jung Hoon Lee, Gil Sung Lee, Jong Duk Lee, Hyungcheol Shin, Byung-Gook Park:
Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL). IEICE Trans. Electron. 92-C(5): 620-626 (2009)
2008
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/ChoPLYKLSP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ChoPLYKLSP08
Seongjae Cho, Il-Han Park, Jung Hoon Lee, Jang-Gn Yun, Doo-Hyun Kim, Jong Duk Lee, Hyungcheol Shin, Byung-Gook Park:
Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI). IEICE Trans. Electron. 91-C(5): 731-735 (2008)
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YunPCLKLKLP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YunPCLKLKLP08
Jang-Gn Yun, Il-Han Park, Seongjae Cho, Jung Hoon Lee, Doo-Hyun Kim, Gil Sung Lee, Yoon Kim, Jong Duk Lee, Byung-Gook Park:
Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme. IEICE Trans. Electron. 91-C(5): 742-746 (2008)
2007
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/ChoYPLKLSP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ChoYPLKLSP07
Seongjae Cho, Jang-Gn Yun, Il-Han Park, Jung Hoon Lee, Jong Pil Kim, Jong Duk Lee, Hyungcheol Shin, Byung-Gook Park:
Analyses on Current Characteristics of 3-D MOSFET Determined by Junction Doping Profiles for Nonvolatile Memory Devices. IEICE Trans. Electron. 90-C(5): 988-993 (2007)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.