Henri-Pierre Charles

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Roman Gauchi

> Home > Persons > Henri-Pierre Charles

Publications

2022
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/KooliHCGGEMEN22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/KooliHCGGEMEN22
Maha Kooli, Antoine Heraud, Henri-Pierre Charles, Bastien Giraud, Roman Gauchi, Mona Ezzadeen, Kevin Mambu, Valentin Egloff, Jean-Philippe Noel:
Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution. ACM J. Emerg. Technol. Comput. Syst. 18(2): 40:1-40:26 (2022)
2020
[c30]
- view
  authority control:
- export record
  dblp key:
  - conf/date/NoelEKGPCVG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/NoelEKGPCVG20
Jean-Philippe Noël, Valentin Egloff, Maha Kooli, Roman Gauchi, Jean-Michel Portal, Henri-Pierre Charles, Pascal Vivet, Bastien Giraud:
Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Efficient Vector Processing. DATE 2020: 1187-1192
[c28]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/GauchiEKNGVMC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/GauchiEKNGVMC20
Roman Gauchi, Valentin Egloff, Maha Kooli, Jean-Philippe Noël, Bastien Giraud, Pascal Vivet, Subhasish Mitra, Henri-Pierre Charles:
Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization. ISLPED 2020: 121-126
2019
[c24]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/GauchiKVNBMC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/GauchiKVNBMC19
Roman Gauchi, Maha Kooli, Pascal Vivet, Jean-Philippe Noël, Edith Beigné, Subhasish Mitra, Henri-Pierre Charles:
Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture. VLSI-SoC 2019: 166-171

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.