Amit Agarwal 0001

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Phil C. Knag

> Home > Persons > Amit Agarwal 0001

Publications

2021
[j22]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/KnagCSKH0KKAKK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KnagCSKH0KKAKK21
Phil C. Knag, Gregory K. Chen, Huseyin Ekin Sumbul, Raghavan Kumar, Steven K. Hsu, Amit Agarwal, Monodeep Kar, Seongjong Kim, Mark A. Anders, Himanshu Kaul, Ram K. Krishnamurthy:
A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS. IEEE J. Solid State Circuits 56(4): 1082-1092 (2021)
2020
[c59]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/0001HRACKKSKKMK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/0001HRACKKSKKMK20
Amit Agarwal, Steven Hsu, Simeon Realov, Mark A. Anders, Gregory K. Chen, Monodeep Kar, Raghavan Kumar, Huseyin Sumbul, Phil C. Knag, Himanshu Kaul, Sanu Mathew, Mahesh Kumashikar, Ram Krishnamurthy, Vivek De:
25.7 Time-Borrowing Fast Mux-D Scan Flip-Flop with On-Chip Timing/Power/VMIN Characterization Circuits in 10nm CMOS. ISSCC 2020: 392-394
[c58]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/AndersKKCKSKKH020
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/AndersKKCKSKKH020
Mark A. Anders, Himanshu Kaul, Seongjong Kim, Gregory K. Chen, Raghavan Kumar, Huseyin Ekin Sumbul, Phil C. Knag, Monodeep Kar, Steven K. Hsu, Amit Agarwal, Vikram B. Suresh, Sanu K. Mathew, Ram K. Krishnamurthy, Vivek De:
25.9 Reconfigurable Transient Current-Mode Global Interconnect Circuits in 10nm CMOS for High-Performance Processors with Wide Voltage-Frequency Operating Range. ISSCC 2020: 396-398
[c57]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/Hsu0RACKKSKKSMR20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/Hsu0RACKKSKKSMR20
Steven Hsu, Amit Agarwal, Simeon Realov, Mark A. Anders, Gregory K. Chen, Monodeep Kar, Raghavan Kumar, Huseyin Sumbul, Phil C. Knag, Himanshu Kaul, Vikram B. Suresh, Sanu Mathew, Iqbal Rajwani, Satish Damaraju, Ram Krishnamurthy, Vivek De:
Low-Clock-Power Digital Standard Cell IPs for High-Performance Graphics/AI Processors in 10nm CMOS. VLSI Circuits 2020: 1-2
[c56]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/Kar0HMCKSKAKBSK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/Kar0HMCKSKAKBSK20
Monodeep Kar, Amit Agarwal, Steven Hsu, David Moloney, Gregory K. Chen, Raghavan Kumar, Huseyin Sumbul, Phil C. Knag, Mark A. Anders, Himanshu Kaul, Jonathan Byrne, Luca Sarti, Ram Krishnamurthy, Vivek De:
A Ray-Casting Accelerator in 10nm CMOS for Efficient 3D Scene Reconstruction in Edge Robotics and Augmented Reality Applications. VLSI Circuits 2020: 1-2
[c55]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/KnagCSKAKH0KKK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/KnagCSKAKH0KKK20
Phil C. Knag, Gregory K. Chen, Huseyin Ekin Sumbul, Raghavan Kumar, Mark A. Anders, Himanshu Kaul, Steven K. Hsu, Amit Agarwal, Monodeep Kar, Seongjong Kim, Ram K. Krishnamurthy:
A 617 TOPS/W All Digital Binary Neural Network Accelerator in 10nm FinFET CMOS. VLSI Circuits 2020: 1-2

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.