Koji Nii

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Yasuhiro Morita

> Home > Persons > Koji Nii

Publications

2008
[j14]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/NoguchiIFOMNKY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/NoguchiIFOMNKY08
Hiroki Noguchi, Yusuke Iguchi, Hidehiro Fujiwara, Shunsuke Okumura, Yasuhiro Morita, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing. IEICE Trans. Electron. 91-C(4): 543-552 (2008)
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/FujiwaraNNMMMKY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/FujiwaraNNMMMKY08
Hidehiro Fujiwara, Koji Nii, Hiroki Noguchi, Junichi Miyakoshi, Yuichiro Murachi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto:
Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering. IEEE Trans. Very Large Scale Integr. Syst. 16(6): 620-627 (2008)
2007
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/MoritaFNINKY07a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MoritaFNINKY07a
Yasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Yusuke Iguchi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto:
Area Optimization in 6T and 8T SRAM Cells Considering V_th Variation in Future Processes. IEICE Trans. Electron. 90-C(10): 1949-1956 (2007)
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/MoritaFNINKY07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MoritaFNINKY07
Yasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Yusuke Iguchi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto:
Area Comparison between 6T and 8T SRAM Cells in Dual-V_dd Scheme and DVS Scheme. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 90-A(12): 2695-2702 (2007)
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/NoguchiIFMNKY07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/NoguchiIFMNKY07
Hiroki Noguchi, Yusuke Iguchi, Hidehiro Fujiwara, Yasuhiro Morita, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing. ISVLSI 2007: 107-112
2006
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/MoritaFNKMMNKY06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MoritaFNKMMNKY06
Yasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Kentaro Kawakami, Junichi Miyakoshi, Shinji Mikami, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A 0.3-V Operating, V_th-Variation-Tolerant SRAM under DVS Environment for Memory-Rich SoC in 90-nm Technology Era and Beyond. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 89-A(12): 3634-3641 (2006)
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/FujiwaraNMMMKY06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/FujiwaraNMMMKY06
Hidehiro Fujiwara, Koji Nii, Junichi Miyakoshi, Yuichiro Murachi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering. ISLPED 2006: 61-66

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.