Parag Upadhyaya

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Declan Carey

> Home > Persons > Parag Upadhyaya

Publications

2018
[c19]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/TanCWZRZNLCAUFC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/TanCWZRZNLCAUFC18
Kee Hian Tan, Ping-Chuan Chiang, Yipeng Wang, Haibing Zhao, Arianne Roldan, Hongyuan Zhao, Nakul Narang, Siok-Wei Lim, Declan Carey, Sai Lalith Chaitanya Ambatipudi, Parag Upadhyaya, Yohan Frans, Ken Chang:
A 112-GB/S PAM4 Transmitter in 16NM FinFET. VLSI Circuits 2018: 45-46
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/HudnerCCHNCEPLZ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/HudnerCCHNCEPLZ18
James Hudner, Declan Carey, Ronan Casey, Kay Hearne, Pedro Wilson de Abreu Farias Neto, Ilias Chlis, Marc Erett, Chi Fung Poon, Asma Laraba, Hongtao Zhang, Sai Lalith Chaitanya Ambatipudi, David Mahashin, Parag Upadhyaya, Yohan Frans, Ken Chang:
A 112GB/S PAM4 Wireline Receiver Using a 64-Way Time-Interleaved SAR ADC in 16NM FinFET. VLSI Circuits 2018: 47-48
2017
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/ErettHCCGHNMSSF17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ErettHCCGHNMSSF17
Marc Erett, James Hudner, Declan Carey, Ronan Casey, Kevin Geary, Kay Hearne, Pedro Neto, Thomas Mallard, Vikas Sooden, Mark Smyth, Yohan Frans, Jay Im, Parag Upadhyaya, Wenfeng Zhang, Winson Lin, Bruce Xu, Ken Chang:
A 0.5-16.3 Gbps Multi-Standard Serial Transceiver With 219 mW/Channel in 16-nm FinFET. IEEE J. Solid State Circuits 52(7): 1783-1797 (2017)
2016
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/ErettHCCGHNMSSF16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ErettHCCGHNMSSF16
Marc Erett, James Hudner, Declan Carey, Ronan Casey, Kevin Geary, Kay Hearne, Pedro Neto, Thomas Mallard, Vikas Sooden, Mark Smyth, Yohan Frans, Jay Im, Parag Upadhyaya, Wenfeng Zhang, Winson Lin, Bruce Xu, Ken Chang:
A 0.5-16.3Gbps multi-standard serial transceiver with 219mW/channel in 16nm FinFET. ESSCIRC 2016: 297-300
2015
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/FransCEAFTJBIUW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/FransCEAFTJBIUW15
Yohan Frans, Declan Carey, Marc Erett, Hesam Amir Aslanzadeh, Wayne Y. Fang, Didem Turker, Anup P. Jose, Adebabay Bekele, Jay Im, Parag Upadhyaya, Zhaoyin Daniel Wu, Kenny C.-H. Hsieh, Jafar Savoj, Ken Chang:
A 0.5-16.3 Gb/s Fully Adaptive Flexible-Reach Transceiver for FPGA in 20 nm CMOS. IEEE J. Solid State Circuits 50(8): 1932-1944 (2015)
2014
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/SavojACEFFHIJTUWC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/SavojACEFFHIJTUWC14
Jafar Savoj, Hesam Amir Aslanzadeh, Declan Carey, Marc Erett, Wayne Fang, Yohan Frans, Kenny C.-H. Hsieh, Jay Im, Anup P. Jose, Didem Turker, Parag Upadhyaya, Zhaoyin Daniel Wu, Ken Chang:
Wideband flexible-reach techniques for a 0.5-16.3Gb/s fully-adaptive transceiver in 20nm CMOS. CICC 2014: 1-4

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.