Google
Google Scholar
MS Academic
CiteSeerX
CORE
Semantic ScholarYervant Zorian
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
showing all ?? records
2010 – today
- 2018
[j77]Hans-Joachim Wunderlich, Yervant Zorian:
Guest Editor's Introduction. IEEE Design & Test 35(3): 5-6 (2018)- [c149]Art Schaldenbrand, Yervant Zorian, Stephen Sunter, Peter Sarson:
IP session on ISO26262 EDA. VTS 2018: 1 - 2017
- [j76]Erik Jan Marinissen, Yervant Zorian:
Guest Editors' Introduction: Design & Test of a High-Volume 3-D Stacked Graphics Processor With High-Bandwidth Memory. IEEE Design & Test 34(1): 6-7 (2017) - [c148]S. Martirosyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Yervant Zorian:
An efficient testing methodology for embedded flash memories. EWDTS 2017: 1-4 - [c147]D. Sargsyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Yervant Zorian:
Automated flow for test pattern creation for IPs in SoC. EWDTS 2017: 1-4 - [c146]G. Tshagharyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Yervant Zorian:
Experimental study on Hamming and Hsiao codes in the context of embedded applications. EWDTS 2017: 1-4 - [c145]Christophe Eychenne, Yervant Zorian:
An effective functional safety infrastructure for system-on-chips. IOLTS 2017: 63-66 - [c144]H. Shaheen, G. Boschi, Gurgen Harutyunyan, Yervant Zorian:
Advanced ECC solution for automotive SoCs. IOLTS 2017: 71-73 - [c143]T. Kogan, Y. Abotbol, G. Boschi, Gurgen Harutyunyan, I. Kroul, H. Shaheen, Yervant Zorian:
Advanced functional safety mechanisms for embedded memories and IPs in automotive SoCs. ITC 2017: 1-6 - [c142]G. Tshagharyan, Gurgen Harutyunyan, Yervant Zorian:
An effective functional safety solution for automotive systems-on-chip. ITC 2017: 1-10 - [c141]
- 2016
- [c140]Erik Jan Marinissen, Yervant Zorian, Mario Konijnenburg, Chih-Tsun Huang, Ping-Hsuan Hsieh, Peter Cockburn, Jeroen Delvaux, Vladimir Rozic, Bohan Yang, Dave Singelée, Ingrid Verbauwhede, Cedric Mayor, Robert Van Rijsinge, Cocoy Reyes:
IoT: Source of test challenges. ETS 2016: 1-10 - [c139]G. Tshagharyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Yervant Zorian:
Securing test infrastructure of system-on-chips. EWDTS 2016: 1-4 - [c138]
- 2015
- [c137]L. Martirosyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Yervant Zorian:
A power based memory BIST grouping methodology. EWDTS 2015: 1-4 - [c136]Vrezh Sargsyan, Valery A. Vardanian, Samvel K. Shoukourian, Yervant Zorian, Avetik Yessayan:
An efficient approach for memory repair by reducing the number of spares. EWDTS 2015: 1-4 - [c135]G. Tshagharyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Yervant Zorian:
Overview study on fault modeling and test methodology development for FinFET-based memories. EWDTS 2015: 1-4 - [c134]
- [c133]Jacob A. Abraham, Ravishankar K. Iyer, Dimitris Gizopoulos, Dan Alexandrescu, Yervant Zorian:
The future of fault tolerant computing. IOLTS 2015: 108-109 - [c132]Gurgen Harutunyan, Yervant Zorian:
An effective embedded test & diagnosis solution for external memories. IOLTS 2015: 168-170 - [c131]Víctor H. Champac, Yervant Zorian, Letícia Maria Bolzani Pöhls, Vishwani D. Agrawal:
Message from the LATS2015 Chairs. LATS 2015: 1 - [c130]Gurgen Harutyunyan, G. Tshagharyan, Yervant Zorian:
Impact of parameter variations on FinFET faults. VTS 2015: 1-4 - [e3]Nelson Baloian, Yervant Zorian, Perouz Taslakian, Samvel K. Shoukourian:
Collaboration and Technology - 21st International Conference, CRIWG 2015, Yerevan, Armenia, September 22-25, 2015, Proceedings. Lecture Notes in Computer Science 9334, Springer 2015, ISBN 978-3-319-22746-7 [contents] - 2014
- [j75]Yervant Zorian, Soha Hassoun:
Guest Editors' Introduction: Highlights of the 50th DAC. IEEE Design & Test 31(2): 6-8 (2014) - [c129]Gurgen Harutyunyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
Extending fault periodicity table for testing faults in memories under 20nm. EWDTS 2014: 1-4 - [c128]
- [c127]Gurgen Harutyunyan, G. Tshagharyan, Valery A. Vardanian, Yervant Zorian:
Fault modeling and test algorithm creation strategy for FinFET-based memories. VTS 2014: 1-6 - [c126]Alodeep Sanyal, Yanjing Li, Yervant Zorian:
Special session 12C: Young professionals in test - Town meeting. VTS 2014: 1 - 2013
- [c125]K. Amirkhanyan, A. Davtyan, Gurgen Harutyunyan, T. Melkumyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
Application of defect injection flow for fault validation in memories. EWDTS 2013: 1-4 - [c124]Gurgen Harutyunyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
Impact of process variations on read failures in SRAMs. EWDTS 2013: 1-4 - [c123]T. Melkumyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
An efficient fault diagnosis and localization algorithm for Successive-Approximation Analog to Digital Converters. EWDTS 2013: 1-4 - [c122]W. Prates, Letícia Maria Veiras Bolzani, Gurgen Harutyunyan, A. Davtyan, Fabian Vargas, Yervant Zorian:
Integrating embedded test infrastructure in SRAM cores to detect aging. IOLTS 2013: 25-30 - [c121]Gurgen Harutyunyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
An effective solution for building memory BIST infrastructure based on fault periodicity. VTS 2013: 1-6 - [c120]Alodeep Sanyal, Yervant Zorian:
Special session 12C: Town-hall meeting "young professionals in test". VTS 2013: 1 - 2012
- [j74]P. Glenn Gulak, Rajesh Gupta, Gianluca Setti, Yervant Zorian:
Message From the Steering Committee. IEEE Design & Test of Computers 29(1): 5 (2012) - [j73]Erik Jan Marinissen, Yervant Zorian:
Guest Editorial: Special Issue on Testing of 3D Stacked Integrated Circuits. J. Electronic Testing 28(1): 13-14 (2012) - [j72]Gurgen Harutyunyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
A New Method for March Test Algorithm Generation and Its Application for Fault Detection in RAMs. IEEE Trans. on CAD of Integrated Circuits and Systems 31(6): 941-949 (2012) - [c119]Yervant Zorian:
Addressing Test Challenges in Advanced Technology Nodes. Asian Test Symposium 2012: 6 - [c118]Michael Nicolaidis, Lorena Anghel, Nacer-Eddine Zergainoh, Yervant Zorian, Tanay Karnik, Keith A. Bowman, James Tschanz, Shih-Lien Lu, Carlos Tokunaga, Arijit Raychowdhury, Muhammad M. Khellah, Jaydeep Kulkarni, Vivek De, Dimiter Avresky:
Design for test and reliability in ultimate CMOS. DATE 2012: 677-682 - 2011
- [j71]Gurgen Harutunyan, Aram Hakhumyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
Symmetry Measure for Memory Test and Its Application in BIST Optimization. J. Electronic Testing 27(6): 753-766 (2011) - [j70]Víctor H. Champac, Fernanda Gusmão de Lima Kastensmidt, Letícia Maria Veiras Bolzani Poehls, Fabian Vargas, Yervant Zorian:
12th "IEEE Latin-American Test Workshop" Porto de Galinhas, Brazil, 27-30 March 2011. J. Low Power Electronics 7(4): 529-530 (2011) - [c117]K. Darbinyan, Gurgen Harutyunyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
A Robust Solution for Embedded Memory Test and Repair. Asian Test Symposium 2011: 461-462 - [c116]H. Grigoryan, Gurgen Harutunyan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
Generic BIST architecture for testing of content addressable memories. IOLTS 2011: 86-91 - [e2]Vladimir Hahanov, Yervant Zorian:
9th East-West Design & Test Symposium, EWDTS 2011, Sevastopol, Ukraine, September 9-12, 2011. IEEE Computer Society 2011, ISBN 978-1-4577-1957-8 [contents] - 2010
- [c115]H. Avetisyan, Gurgen Harutyunyan, Valery A. Vardanian, Yervant Zorian:
An efficient March test for detection of all two-operation dynamic faults from subclass Sav. EWDTS 2010: 310-313 - [c114]
- [e1]Yervant Zorian, Imtinan Elahi, André Ivanov, Ashraf Salem:
5th International Design and Test Workshop, IDT 2010, Abu Dhabi, UAE, 14-15 December 2010. IEEE 2010, ISBN 978-1-61284-291-2 [contents]
2000 – 2009
- 2009
- [j69]Erik Jan Marinissen, Yervant Zorian:
Guest Editors' Introduction: The Status of IEEE Std 1500. IEEE Design & Test of Computers 26(1): 6-7 (2009) - [j68]Erik Jan Marinissen, Yervant Zorian:
IEEE Std 1500 Enables Modular SoC Testing. IEEE Design & Test of Computers 26(1): 8-17 (2009) - [j67]Yervant Zorian:
Guest Editor's Introduction: Examples of Management Decision Criteria. IEEE Design & Test of Computers 26(2): 6-7 (2009) - [j66]Erik Jan Marinissen, Yervant Zorian:
Guest Editors' Introduction: The Status of IEEE Std 1500 - Part 2. IEEE Design & Test of Computers 26(3): 4 (2009) - [c113]Mark Redford, Joseph Sawicki, Prasad Subramaniam, Cliff Hou, Yervant Zorian, Kimon Michaels:
DFM: don't care or competitive weapon? DAC 2009: 296-297 - [c112]
- [c111]Erik Jan Marinissen, Yervant Zorian:
Testing 3D chips containing through-silicon vias. ITC 2009: 1-11 - 2008
- [j65]Alfredo Benso, Stefano Di Carlo, Paolo Prinetto, Yervant Zorian:
IEEE Standard 1500 Compliance Verification for Embedded Cores. IEEE Trans. VLSI Syst. 16(4): 397-407 (2008) - [c110]Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian:
An Efficient March-Based Three-Phase Fault Location and Full Diagnosis Algorithm for Realistic Two-Operation Dynamic Faults in Random Access Memories. VTS 2008: 95-100 - 2007
- [j64]Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian:
Minimal March Tests for Detection of Dynamic Faults in Random Access Memories. J. Electronic Testing 23(1): 55-74 (2007) - [c109]Srikanth Venkataraman, Ruchir Puri, Steve Griffith, Ankush Oberai, Robert Madge, Greg Yeric, Walter Ng, Yervant Zorian:
Making Manufacturing Work For You. DAC 2007: 107-108 - [c108]Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian:
A March-based Fault Location Algorithm with Partial and Full Diagnosis for All Simple Static Faults in Random Access Memories. DDECS 2007: 145-148 - 2006
- [j63]Bruce C. Kim, Yervant Zorian:
Guest Editors' Introduction: Big Innovations in Small Packages. IEEE Design & Test of Computers 23(3): 186-187 (2006) - [c107]Ron Wilson, Yervant Zorian:
Decision-making for complex SoCs in consumer electronic products. DAC 2006: 173 - [c106]Nic Mokhoff, Yervant Zorian:
Tradeoffs and choices for emerging SoCs in high-end applications. DAC 2006: 273 - [c105]Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian:
Minimal March-Based Fault Location Algorithm with Partial Diagnosis for all Static Faults in Random Access Memories. DDECS 2006: 262-267 - [c104]Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian:
Minimal March Tests for Dynamic Faults in Random Access Memories. European Test Symposium 2006: 43-48 - [c103]Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian:
Minimal March Test Algorithm for Detection of Linked Static Faults in Random Access Memories. VTS 2006: 120-127 - [c102]
- [c101]
- 2005
- [j62]
- [j61]Juan Antonio Carballo, Yervant Zorian, Raul Camposano, Andrzej J. Strojwas, John Kibarian, Dennis Wassung, Alex Alexanian, Steve Wigley, Neil Kelly:
Guest Editors' Introduction: DFM Drives Changes in Design Flow. IEEE Design & Test of Computers 22(3): 200-205 (2005) - [c100]
- [c99]Dennis Wassung, Yervant Zorian, Magdy S. Abadir, Mark Bapst, Colin Harris:
Choosing flows and methodologies for SoC design. DAC 2005: 167 - [c98]Nic Mokhoff, Yervant Zorian, Kamalesh N. Ruparel, Hao Nham, Francesco Pessolano, Kee Sup Kim:
How to determine the necessity for emerging solutions. DAC 2005: 274-275 - [c97]Yervant Zorian, Bill Frerichs, Dennis Wassung, Jim Ensel, Guri Stark, Mike Gianfagna, Kamalesh N. Ruparel:
Semiconductor Industry Disaggregation vs Reaggregation: Who Will be the Shark? DATE 2005: 572 - [c96]Erik Jan Marinissen, Betty Prince, Doris Keitel-Schulz, Yervant Zorian:
Challenges in Embedded Memory Design and Test. DATE 2005: 722-727 - [c95]Yervant Zorian, Valery A. Vardanian, K. Aleksanyan, K. Amirkhanyan:
Impact of Soft Error Challenge on SoC Design. IOLTS 2005: 63-68 - [c94]Régis Leveugle, Yervant Zorian, Luca Breveglieri, André K. Nieuwland, Klaus Rothbart, Jean-Pierre Seifert:
On-Line Testing for Secure Implementations: Design and Validation. IOLTS 2005: 211 - [c93]
- [c92]
- [c91]
- [c90]Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian:
Minimal March Tests for Unlinked Static Faults in Random Access Memories. VTS 2005: 53-59 - [c89]Baosheng Wang, Yuejian Wu, Josh Yang, André Ivanov, Yervant Zorian:
SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms. VTS 2005: 66-71 - 2004
- [j60]Don Edenfeld, Andrew B. Kahng, Mike Rodgers, Yervant Zorian:
2003 Technology Roadmap for Semiconductors. IEEE Computer 37(1): 47-56 (2004) - [j59]Yervant Zorian, Dimitris Gizopoulos, Cary Vandenberg, Philippe Magarshack:
Guest Editors' Introduction: Design for Yield and Reliability. IEEE Design & Test of Computers 21(3): 177-182 (2004) - [j58]Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
SoC Yield Optimization via an Embedded-Memory Test and Repair Infrastructure. IEEE Design & Test of Computers 21(3): 200-207 (2004) - [j57]Debesh K. Das, Hideo Fujiwara, Yungang Li, Yinghua Min, Shiyi Xu, Yervant Zorian:
Design & Test Education in Asia. IEEE Design & Test of Computers 21(4): 331-338 (2004) - [j56]Rajesh Pendurkar, Abhijit Chatterjee, Yervant Zorian:
Distributed Diagnosis of Interconnections in SoC and MCM Designs. J. Electronic Testing 20(3): 291-307 (2004) - [j55]Irith Pomeranz, Yervant Zorian:
Fault isolation for nonisolated blocks. IEEE Trans. VLSI Syst. 12(12): 1385-1388 (2004) - [c88]
- [c87]N. Derhacobian, Valery A. Vardanian, Yervant Zorian:
Embedded Memory Reliability: The SER Challenge. MTDT 2004: 104-110 - [c86]Baosheng Wang, Josh Yang, James Cicalo, André Ivanov, Yervant Zorian:
Reducing Embedded SRAM Test Time under Redundancy Constraints. VTS 2004: 237-242 - [c85]Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
A Methodology for Design and Evaluation of Redundancy Allocation Algorithms. VTS 2004: 249-260 - 2003
- [j54]Yervant Zorian:
Guest Editor's Introduction: Advances in Infrastructure IP. IEEE Design & Test of Computers 20(3): 49- (2003) - [j53]Yervant Zorian, Samvel K. Shoukourian:
Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield. IEEE Design & Test of Computers 20(3): 58-66 (2003) - [j52]Yervant Zorian:
IEEE CASS becomes D&T Copublisher. IEEE Design & Test of Computers 20(3): 108- (2003) - [j51]Alfredo Benso, Stefano Di Carlo, Paolo Prinetto, Yervant Zorian:
A Hierarchical Infrastructure for SoC Test Management. IEEE Design & Test of Computers 20(4): 32-39 (2003) - [j50]Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, Yervant Zorian:
Instruction-Based Self-Testing of Processor Cores. J. Electronic Testing 19(2): 103-112 (2003) - [j49]Dimitris Gizopoulos, Mihalis Psarakis, Antonis M. Paschalis, Yervant Zorian:
Easily Testable Cellular Carry Lookahead Adders. J. Electronic Testing 19(3): 285-298 (2003) - [c84]
- [c83]Nektarios Kranitis, George Xenoulis, Dimitris Gizopoulos, Antonis M. Paschalis, Yervant Zorian:
Low-Cost Software-Based Self-Testing of RISC Processor Cores. DATE 2003: 10714-10719 - [c82]Nektarios Kranitis, George Xenoulis, Antonis M. Paschalis, Dimitris Gizopoulos, Yervant Zorian:
Application and Analysis of RT-Level Software-Based Self-Testing for Embedded Processor Cores. ITC 2003: 431-440 - [c81]Francisco DaSilva, Yervant Zorian, Lee Whetsel, Karim Arabi, Rohit Kapur:
Overview of the IEEE P1500 Standard. ITC 2003: 988-997 - [c80]
- [c79]Irith Pomeranz, Sudhakar M. Reddy, Yervant Zorian:
A Test Interface for Built-In Test of Non-Isolated Scanned Cores. VTS 2003: 371-378 - 2002
- [j48]Alan Allan, Don Edenfeld, William H. Joyner Jr., Andrew B. Kahng, Mike Rodgers, Yervant Zorian:
2001 Technology Roadmap for Semiconductors. IEEE Computer 35(1): 42-53 (2002) - [j47]Erik Jan Marinissen, Rohit Kapur, Maurice Lousberg, Teresa L. McLaurin, Mike Ricchetti, Yervant Zorian:
On IEEE P1500's Standard for Embedded Core Test. J. Electronic Testing 18(4-5): 365-383 (2002) - [c78]
- [c77]Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, Yervant Zorian:
Effective Software Self-Test Methodology for Processor Cores. DATE 2002: 592-597 - [c76]Irith Pomeranz, Yervant Zorian:
Fault Isolation Using Tests for Non-Isolated Blocks. DATE 2002: 1123 - [c75]Michel Renovell, Penelope Faure, Paolo Prinetto, Yervant Zorian:
Testing the Unidimensional Interconnect Architecture of Symmetrical SRAM-Based FPGA. DELTA 2002: 297-301 - [c74]Valery A. Vardanian, Yervant Zorian:
A March-Based Fault Location Algorithm for Static Random Access Memories. IOLTW 2002: 256-261 - [c73]
- [c72]Valery A. Vardanian, Yervant Zorian:
A March-Based Fault Location Algorithm for Static Random Access Memories. MTDT 2002: 62-67 - [c71]Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, Yervant Zorian:
Instruction-Based Self-Testing of Processor Cores. VTS 2002: 223-228 - 2001
- [j46]
- [j45]
- [j44]
- [j43]Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, Mihalis Psarakis, Yervant Zorian:
An Effective Deterministic BIST Scheme for Shifter/Accumulator Pairs in Datapaths. J. Electronic Testing 17(2): 97-107 (2001) - [j42]Michel Renovell, Jean Michel Portal, Penelope Faure, Joan Figueras, Yervant Zorian:
A Discussion on Test Pattern Generation for FPGA - Implemented Circuits. J. Electronic Testing 17(3-4): 283-290 (2001) - [j41]Koppolu Sasidhar, Abhijit Chatterjee, Yervant Zorian:
Boundary Scan-Based Relay Wave Propagation Test of Arrays of Identical Structures. IEEE Trans. Computers 50(10): 1007-1019 (2001) - [j40]Rajesh Pendurkar, Abhijit Chatterjee, Yervant Zorian:
Switching activity generation with automated BIST synthesis forperformance testing of interconnects. IEEE Trans. on CAD of Integrated Circuits and Systems 20(9): 1143-1158 (2001) - [c70]Yervant Zorian, Paolo Prinetto, João Paulo Teixeira, Isabel C. Teixeira, Carlos Eduardo Pereira, Octávio Páscoa Dias, Jorge Semião, Peter Muhmenthaler, W. Radermacher:
Embedded tutorial: TRP: integrating embedded test and ATE. DATE 2001: 34-37 - [c69]Antonis M. Paschalis, Dimitris Gizopoulos, Nektarios Kranitis, Mihalis Psarakis, Yervant Zorian:
Deterministic software-based self-testing of embedded processor cores. DATE 2001: 92-96 - [c68]
- [c67]Nektarios Kranitis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis, Yervant Zorian:
An Effective Deterministic BIST Scheme for Shifter/Accumulator Pairs in Datapaths. ISQED 2001: 343-349 - [c66]Michel Renovell, Penelope Faure, Jean Michel Portal, Joan Figueras, Yervant Zorian:
IS-FPGA : a new symmetric FPGA architecture with implicit scan. ITC 2001: 924-931 - [c65]