Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Martin Zabel
@inproceedings{DBLP:conf/btw/0001PDFHZZN17,
author = {Sebastian Kruse and
Thorsten Papenbrock and
Christian Dullweber and
Moritz Finke and
Manuel Hegner and
Martin Zabel and
Christian Z{\"{o}}llner and
Felix Naumann},
editor = {Bernhard Mitschang and
Daniela Nicklas and
Frank Leymann and
Harald Sch{\"{o}}ning and
Melanie Herschel and
Jens Teubner and
Theo H{\"{a}}rder and
Oliver Kopp and
Matthias Wieland},
title = {Fast Approximate Discovery of Inclusion Dependencies},
booktitle = {Datenbanksysteme f{\"{u}}r Business, Technologie und Web {(BTW}
2017), 17. Fachtagung des GI-Fachbereichs ,,Datenbanken und Informationssysteme"
(DBIS), 6.-10. M{\"{a}}rz 2017, Stuttgart, Germany, Proceedings},
series = {{LNI}},
volume = {{P-265}},
pages = {207--226},
publisher = {{GI}},
year = {2017},
url = {https://dl.gi.de/handle/20.500.12116/629},
timestamp = {Tue, 04 Jul 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/btw/0001PDFHZZN17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/PreuserZLS16,
author = {Thomas B. Preu{\ss}er and
Martin Zabel and
Patrick Lehmann and
Rainer G. Spallek},
editor = {Peter M. Athanas and
Ren{\'{e}} Cumplido and
Claudia Feregrino and
Ron Sass},
title = {The portable open-source {IP} core and utility library PoC},
booktitle = {International Conference on ReConFigurable Computing and FPGAs, ReConFig
2016, Cancun, Mexico, November 30 - Dec. 2, 2016},
pages = {1--6},
publisher = {{IEEE}},
year = {2016},
url = {https://doi.org/10.1109/ReConFig.2016.7857191},
doi = {10.1109/RECONFIG.2016.7857191},
timestamp = {Sat, 28 Dec 2019 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/PreuserZLS16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/KnodelZLS14,
author = {Oliver Knodel and
Martin Zabel and
Patrick Lehmann and
Rainer G. Spallek},
title = {Educating hardware design - From primary school children to postgraduate
engineers},
booktitle = {24th International Conference on Field Programmable Logic and Applications,
{FPL} 2014, Munich, Germany, 2-4 September, 2014},
pages = {1--4},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/FPL.2014.6927445},
doi = {10.1109/FPL.2014.6927445},
timestamp = {Sat, 28 Dec 2019 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/KnodelZLS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/jtres/ZabelPS12,
author = {Martin Zabel and
Thomas B. Preu{\ss}er and
Rainer G. Spallek},
editor = {Martin Schoeberl and
Andy J. Wellings},
title = {Increasing the efficiency of an embedded multi-core bytecode processor
using an object cache},
booktitle = {The 10th International Workshop on Java Technologies for Real-time
and Embedded Systems, {JTRES} '12, Copenhagen, Denmark, October 24-26,
2012},
pages = {88--97},
publisher = {{ACM}},
year = {2012},
url = {https://doi.org/10.1145/2388936.2388952},
doi = {10.1145/2388936.2388952},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/jtres/ZabelPS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@phdthesis{DBLP:phd/dnb/Zabel11,
author = {Martin Zabel},
title = {Effiziente Mehrkernarchitektur f{\"{u}}r eingebettete Java-Bytecode-Prozessoren},
school = {Dresden University of Technology},
year = {2011},
url = {https://nbn-resolving.org/urn:nbn:de:bsz:14-qucosa-84156},
urn = {urn:nbn:de:bsz:14-qucosa-84156},
timestamp = {Sat, 17 Jul 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/phd/dnb/Zabel11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/arith/PreusserZS10,
author = {Thomas B. Preu{\ss}er and
Martin Zabel and
Rainer G. Spallek},
editor = {Elisardo Antelo and
David Hough and
Paolo Ienne},
title = {Accelerating Computations on {FPGA} Carry Chains by Operand Compaction},
booktitle = {20th {IEEE} Symposium on Computer Arithmetic, {ARITH} 2011, T{\"{u}}bingen,
Germany, 25-27 July 2011},
pages = {95--102},
publisher = {{IEEE} Computer Society},
year = {2011},
url = {https://doi.org/10.1109/ARITH.2011.22},
doi = {10.1109/ARITH.2011.22},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/arith/PreusserZS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/jtres/ZabelS10,
author = {Martin Zabel and
Rainer G. Spallek},
editor = {Tomas Kalibera and
Jan Vitek},
title = {Application requirements and efficiency of embedded Java bytecode
multi-cores},
booktitle = {Proceedings of the 8th International Workshop on Java Technologies
for Real-Time and Embedded Systems, {JTRES} 2010, Prague, Czech Republic,
August 19-21, 2010},
series = {{ACM} International Conference Proceeding Series},
pages = {46--52},
publisher = {{ACM}},
year = {2010},
url = {https://doi.org/10.1145/1850771.1850777},
doi = {10.1145/1850771.1850777},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/jtres/ZabelS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mbmv/ZabelPS09,
author = {Martin Zabel and
Thomas B. Preu{\ss}er and
Rainer G. Spallek},
editor = {Carsten Gremzow and
Nico Moser},
title = {High-Level Architecture Modelling Assisting the Processor Platform
Development, Debugging and Simulation},
booktitle = {Methoden und Beschreibungssprachen zur Modellierung und Verifikation
von Schaltungen und Systemen (MBMV), Berlin, Germany, March 2-4, 2009},
pages = {187--196},
publisher = {Universit{\"{a}}tsbibliothek Berlin, Germany},
year = {2009},
timestamp = {Thu, 28 Jun 2012 08:33:25 +0200},
biburl = {https://dblp.org/rec/conf/mbmv/ZabelPS09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsd/ZabelPRS07,
author = {Martin Zabel and
Thomas B. Preu{\ss}er and
Peter Reichel and
Rainer G. Spallek},
title = {Secure, Real-Time and Multi-Threaded General-Purpose Embedded Java
Microarchitecture},
booktitle = {Tenth Euromicro Conference on Digital System Design: Architectures,
Methods and Tools {(DSD} 2007), 29-31 August 2007, L{\"{u}}beck,
Germany},
pages = {59--62},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/DSD.2007.4341450},
doi = {10.1109/DSD.2007.4341450},
timestamp = {Wed, 16 Oct 2019 14:14:57 +0200},
biburl = {https://dblp.org/rec/conf/dsd/ZabelPRS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/jtres/PreusserZS07,
author = {Thomas Preu{\ss}er and
Martin Zabel and
Rainer G. Spallek},
editor = {Gregory Bollella},
title = {Enabling constant-time interface method dispatch in embedded Java
processors},
booktitle = {Proceedings of the 5th International Workshop on Java Technologies
for Real-time and Embedded Systems, {JTRES} 2007, Institute of Computer
Engineering, Vienna University of Technology, 26-28 September 2007,
Vienna, Austria},
series = {{ACM} International Conference Proceeding Series},
pages = {196--205},
publisher = {{ACM}},
year = {2007},
url = {https://doi.org/10.1145/1288940.1288969},
doi = {10.1145/1288940.1288969},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/jtres/PreusserZS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/jtres/PreusserZS07a,
author = {Thomas Preu{\ss}er and
Martin Zabel and
Rainer G. Spallek},
editor = {Gregory Bollella},
title = {Bump-pointer method caching for embedded Java processors},
booktitle = {Proceedings of the 5th International Workshop on Java Technologies
for Real-time and Embedded Systems, {JTRES} 2007, Institute of Computer
Engineering, Vienna University of Technology, 26-28 September 2007,
Vienna, Austria},
series = {{ACM} International Conference Proceeding Series},
pages = {206--210},
publisher = {{ACM}},
year = {2007},
url = {https://doi.org/10.1145/1288940.1288970},
doi = {10.1145/1288940.1288970},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/jtres/PreusserZS07a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/arcs/KohlerZZS06,
author = {Steffen K{\"{o}}hler and
Martin Zimmerling and
Martin Zabel and
Rainer G. Spallek},
editor = {Wolfgang Karl and
J{\"{u}}rgen Becker and
Karl{-}Erwin Gro{\ss}pietsch and
Christian Hochberger and
Erik Maehle},
title = {Prototyping and Application Development Framework for Dynamically
Reconfigurable {DSP} Architectures},
booktitle = {{ARCS} 2006 - 19th International Conference on Architecture of Computing
Systems, Workshops Proceedings, March 16, 2006, Frankfurt am Main,
Germany},
series = {{LNI}},
volume = {{P-81}},
pages = {142--151},
publisher = {{GI}},
year = {2006},
url = {https://dl.gi.de/handle/20.500.12116/29408},
timestamp = {Tue, 04 Jul 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/arcs/KohlerZZS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/ZabelKZPS05,
author = {Martin Zabel and
Steffen K{\"{o}}hler and
Martin Zimmerling and
Thomas B. Preu{\ss}er and
Rainer G. Spallek},
title = {Design space exploration of coarse-grain reconfigurable DSPs},
booktitle = {2005 International Conference on Reconfigurable Computing and FPGAs,
ReConFig 2005, Puebla City, Mexico, September 28-30, 2005},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/RECONFIG.2005.15},
doi = {10.1109/RECONFIG.2005.15},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/ZabelKZPS05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/KohlerBPZS04,
author = {Steffen K{\"{o}}hler and
Jens Braunes and
Thomas Preu{\ss}er and
Martin Zabel and
Rainer G. Spallek},
editor = {J{\"{u}}rgen Becker and
Marco Platzner and
Serge Vernalde},
title = {Increasing {ILP} of {RISC} Microprocessors Through Control-Flow Based
Reconfiguration},
booktitle = {Field Programmable Logic and Application, 14th International Conference
, {FPL} 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {3203},
pages = {781--790},
publisher = {Springer},
year = {2004},
url = {https://doi.org/10.1007/978-3-540-30117-2\_79},
doi = {10.1007/978-3-540-30117-2\_79},
timestamp = {Fri, 19 Jul 2019 13:02:47 +0200},
biburl = {https://dblp.org/rec/conf/fpl/KohlerBPZS04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-25 02:14 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
