Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Pirmin Vogel
@article{DBLP:journals/tches/NasahlOVSTRM22,
author = {Pascal Nasahl and
Miguel Osorio and
Pirmin Vogel and
Michael Schaffner and
Timothy Trippel and
Dominic Rizzo and
Stefan Mangard},
title = {{SYNFI:} Pre-Silicon Fault Analysis of an Open-Source Secure Element},
journal = {{IACR} Trans. Cryptogr. Hardw. Embed. Syst.},
volume = {2022},
number = {4},
pages = {56--87},
year = {2022},
url = {https://doi.org/10.46586/tches.v2022.i4.56-87},
doi = {10.46586/TCHES.V2022.I4.56-87},
timestamp = {Mon, 28 Aug 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tches/NasahlOVSTRM22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/RogenmoserWVGB22,
author = {Michael Rogenmoser and
Nils Wistoff and
Pirmin Vogel and
Frank K. G{\"{u}}rkaynak and
Luca Benini},
title = {On-Demand Redundancy Grouping: Selectable Soft-Error Tolerance for
a Multicore Cluster},
booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2022, Nicosia,
Cyprus, July 4-6, 2022},
pages = {398--401},
publisher = {{IEEE}},
year = {2022},
url = {https://doi.org/10.1109/ISVLSI54635.2022.00089},
doi = {10.1109/ISVLSI54635.2022.00089},
timestamp = {Sat, 30 Sep 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/isvlsi/RogenmoserWVGB22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-2205-04775,
author = {Pascal Nasahl and
Miguel Osorio and
Pirmin Vogel and
Michael Schaffner and
Timothy Trippel and
Dominic Rizzo and
Stefan Mangard},
title = {{SYNFI:} Pre-Silicon Fault Analysis of an Open-Source Secure Element},
journal = {CoRR},
volume = {abs/2205.04775},
year = {2022},
url = {https://doi.org/10.48550/arXiv.2205.04775},
doi = {10.48550/ARXIV.2205.04775},
eprinttype = {arXiv},
eprint = {2205.04775},
timestamp = {Wed, 11 May 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-2205-04775.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-2205-12580,
author = {Michael Rogenmoser and
Nils Wistoff and
Pirmin Vogel and
Frank K. G{\"{u}}rkaynak and
Luca Benini},
title = {On-Demand Redundancy Grouping: Selectable Soft-Error Tolerance for
a Multicore Cluster},
journal = {CoRR},
volume = {abs/2205.12580},
year = {2022},
url = {https://doi.org/10.48550/arXiv.2205.12580},
doi = {10.48550/ARXIV.2205.12580},
eprinttype = {arXiv},
eprint = {2205.12580},
timestamp = {Mon, 30 May 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-2205-12580.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tc/VogelMB19,
author = {Pirmin Vogel and
Andrea Marongiu and
Luca Benini},
title = {Exploring Shared Virtual Memory for {FPGA} Accelerators with a Configurable
{IOMMU}},
journal = {{IEEE} Trans. Computers},
volume = {68},
number = {4},
pages = {510--525},
year = {2019},
url = {https://doi.org/10.1109/TC.2018.2879080},
doi = {10.1109/TC.2018.2879080},
timestamp = {Fri, 12 Apr 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tc/VogelMB19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@phdthesis{DBLP:phd/dnb/Vogel18,
author = {Pirmin Vogel},
title = {Shared virtual memory for heterogeneous embedded systems on chips},
school = {{ETH} Zurich, Z{\"{u}}rich, Switzerland},
year = {2018},
url = {https://d-nb.info/1168408504},
doi = {10.3929/ETHZ-B-000292606},
isbn = {978-3-86628-623-8},
timestamp = {Sun, 12 Feb 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/phd/dnb/Vogel18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/IEEEpact/KurthCVBM18,
author = {Andreas Kurth and
Alessandro Capotondi and
Pirmin Vogel and
Luca Benini and
Andrea Marongiu},
editor = {Andrea Bartolini and
Jo{\~{a}}o M. P. Cardoso and
Cristina Silvano},
title = {{HERO:} an open-source research platform for {HW/SW} exploration of
heterogeneous manycore systems},
booktitle = {Proceedings of the 2nd Workshop on AutotuniNg and aDaptivity AppRoaches
for Energy efficient {HPC} Systems, ANDARE@PACT 2018, Limassol, Cyprus,
November 4, 2018},
pages = {5:1--5:6},
publisher = {{ACM}},
year = {2018},
url = {https://doi.org/10.1145/3295816.3295821},
doi = {10.1145/3295816.3295821},
timestamp = {Thu, 14 Oct 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/IEEEpact/KurthCVBM18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iccd/KurthVMB18,
author = {Andreas Kurth and
Pirmin Vogel and
Andrea Marongiu and
Luca Benini},
title = {Scalable and Efficient Virtual Memory Sharing in Heterogeneous SoCs
with {TLB} Prefetching and MMU-Aware {DMA} Engine},
booktitle = {36th {IEEE} International Conference on Computer Design, {ICCD} 2018,
Orlando, FL, USA, October 7-10, 2018},
pages = {292--300},
publisher = {{IEEE} Computer Society},
year = {2018},
url = {https://doi.org/10.1109/ICCD.2018.00052},
doi = {10.1109/ICCD.2018.00052},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iccd/KurthVMB18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-1808-09751,
author = {Andreas Kurth and
Pirmin Vogel and
Andrea Marongiu and
Luca Benini},
title = {Scalable and Efficient Virtual Memory Sharing in Heterogeneous SoCs
with {TLB} Prefetching and MMU-Aware {DMA} Engine},
journal = {CoRR},
volume = {abs/1808.09751},
year = {2018},
url = {http://arxiv.org/abs/1808.09751},
eprinttype = {arXiv},
eprint = {1808.09751},
timestamp = {Mon, 03 Sep 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-1808-09751.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tecs/VogelKWMB17,
author = {Pirmin Vogel and
Andreas Kurth and
Johannes Weinbuch and
Andrea Marongiu and
Luca Benini},
title = {Efficient Virtual Memory Sharing via On-Accelerator Page Table Walking
in Heterogeneous Embedded SoCs},
journal = {{ACM} Trans. Embed. Comput. Syst.},
volume = {16},
number = {5s},
pages = {154:1--154:19},
year = {2017},
url = {https://doi.org/10.1145/3126560},
doi = {10.1145/3126560},
timestamp = {Tue, 08 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tecs/VogelKWMB17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tpds/VogelMB17,
author = {Pirmin Vogel and
Andrea Marongiu and
Luca Benini},
title = {Lightweight Virtual Memory Support for Zero-Copy Sharing of Pointer-Rich
Data Structures in Heterogeneous Embedded SoCs},
journal = {{IEEE} Trans. Parallel Distributed Syst.},
volume = {28},
number = {7},
pages = {1947--1959},
year = {2017},
url = {https://doi.org/10.1109/TPDS.2016.2645219},
doi = {10.1109/TPDS.2016.2645219},
timestamp = {Fri, 02 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tpds/VogelMB17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-1712-06497,
author = {Andreas Kurth and
Pirmin Vogel and
Alessandro Capotondi and
Andrea Marongiu and
Luca Benini},
title = {{HERO:} Heterogeneous Embedded Research Platform for Exploring {RISC-V}
Manycore Accelerators on {FPGA}},
journal = {CoRR},
volume = {abs/1712.06497},
year = {2017},
url = {http://arxiv.org/abs/1712.06497},
eprinttype = {arXiv},
eprint = {1712.06497},
timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-1712-06497.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cgo/VogelMB15,
author = {Pirmin Vogel and
Andrea Marongiu and
Luca Benini},
editor = {Zheng Wang and
Pavlos Petoumenos and
Hugh Leather},
title = {An Evaluation of Memory Sharing Performance for Heterogeneous Embedded
SoCs with Many-Core Accelerators},
booktitle = {Proceedings of the 2015 International Workshop on Code Optimisation
for Multi and Many Cores, COSMIC@CGO 2015, San Francisco Bay Area,
CA, USA, February 8, 2015},
pages = {6:1--6:9},
publisher = {{ACM}},
year = {2015},
url = {https://doi.org/10.1145/2723772.2723775},
doi = {10.1145/2723772.2723775},
timestamp = {Fri, 27 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/cgo/VogelMB15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/codes/VogelMB15,
author = {Pirmin Vogel and
Andrea Marongiu and
Luca Benini},
editor = {Gabriela Nicolescu and
Andreas Gerstlauer},
title = {Lightweight virtual memory support for many-core accelerators in heterogeneous
embedded SoCs},
booktitle = {2015 International Conference on Hardware/Software Codesign and System
Synthesis, {CODES+ISSS} 2015, Amsterdam, Netherlands, October 4-9,
2015},
pages = {45--54},
publisher = {{IEEE}},
year = {2015},
url = {https://doi.org/10.1109/CODESISSS.2015.7331367},
doi = {10.1109/CODESISSS.2015.7331367},
timestamp = {Fri, 27 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/codes/VogelMB15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/biocas/HagerVBB14,
author = {Pascal Alexander Hager and
Pirmin Vogel and
Andrea Bartolini and
Luca Benini},
title = {Assessing the area/power/performance tradeoffs for an integrated fully-digital,
large-scale 3D-ultrasound beamformer},
booktitle = {{IEEE} Biomedical Circuits and Systems Conference, BioCAS 2014, Proceedings,
Lausanne, Switzerland, October 22-24, 2014},
pages = {228--231},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/BioCAS.2014.6981704},
doi = {10.1109/BIOCAS.2014.6981704},
timestamp = {Fri, 27 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/biocas/HagerVBB14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/VogelBB14,
author = {Pirmin Vogel and
Andrea Bartolini and
Luca Benini},
editor = {Joseph R. Cavallaro and
Tong Zhang and
Alex K. Jones and
Hai (Helen) Li},
title = {Efficient parallel beamforming for 3D ultrasound imaging},
booktitle = {Great Lakes Symposium on {VLSI} 2014, {GLSVLSI} '14, Houston, TX,
{USA} - May 21 - 23, 2014},
pages = {175--180},
publisher = {{ACM}},
year = {2014},
url = {https://doi.org/10.1145/2591513.2591599},
doi = {10.1145/2591513.2591599},
timestamp = {Fri, 27 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/glvlsi/VogelBB14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icecsys/KrollBVBBH13,
author = {Harald Kr{\"{o}}ll and
Sandro Belfanti and
Pirmin Vogel and
Luca Bettini and
Christian Benkeser and
Qiuting Huang},
title = {Digital front-end design for carrier aggregation in next-generation
cellular user equipment},
booktitle = {20th {IEEE} International Conference on Electronics, Circuits, and
Systems, {ICECS} 2013, Abu Dhabi, UAE, December 8-11, 2013},
pages = {873--876},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/ICECS.2013.6815553},
doi = {10.1109/ICECS.2013.6815553},
timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
biburl = {https://dblp.org/rec/conf/icecsys/KrollBVBBH13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-21 18:27 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
