BibTeX records: Yulin Tan

download as .bib file

@inproceedings{DBLP:conf/rcar/PangTLLJS19,
  author       = {Chenglin Pang and
                  Yulin Tan and
                  Shangcong Li and
                  Yanli Li and
                  Bing Ji and
                  Rui Song},
  title        = {Low-cost and High-accuracy {LIDAR} {SLAM} for Large Outdoor Scenarios},
  booktitle    = {2019 {IEEE} International Conference on Real-time Computing and Robotics,
                  {RCAR} 2019, Irkutsk, Russia, August 4-9, 2019},
  pages        = {868--873},
  publisher    = {{IEEE}},
  year         = {2019},
  url          = {https://doi.org/10.1109/RCAR47638.2019.9044147},
  doi          = {10.1109/RCAR47638.2019.9044147},
  timestamp    = {Fri, 03 Apr 2020 10:39:30 +0200},
  biburl       = {https://dblp.org/rec/conf/rcar/PangTLLJS19.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/MadoglioXCCFLKN17,
  author       = {Paolo Madoglio and
                  Hongtao Xu and
                  Kailash Chandrashekar and
                  Luis Cuellar and
                  Muhammad Faisal and
                  Yee William Li and
                  Hyung Seok Kim and
                  Khoa Minh Nguyen and
                  Yulin Tan and
                  Brent R. Carlton and
                  Vaibhav A. Vaidya and
                  Yanjie Wang and
                  Thomas Tetzlaff and
                  Satoshi Suzuki and
                  Amr Fahim and
                  Parmoon Seddighrad and
                  Jianyong Xie and
                  Zhichao Zhang and
                  Divya Shree Vemparala and
                  Ashoke Ravi and
                  Stefano Pellerano and
                  Yorgos Palaskas},
  title        = {13.6 {A} 2.4GHz {WLAN} digital polar transmitter with synthesized
                  digital-to-time converter in 14nm trigate/FinFET technology for IoT
                  and wearable applications},
  booktitle    = {2017 {IEEE} International Solid-State Circuits Conference, {ISSCC}
                  2017, San Francisco, CA, USA, February 5-9, 2017},
  pages        = {226--227},
  publisher    = {{IEEE}},
  year         = {2017},
  url          = {https://doi.org/10.1109/ISSCC.2017.7870343},
  doi          = {10.1109/ISSCC.2017.7870343},
  timestamp    = {Wed, 01 Sep 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/MadoglioXCCFLKN17.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/LakdawalaSFLDTBALNLRSCKVPKVSVRJRYS13,
  author       = {Hasnain Lakdawala and
                  Mark Schaecher and
                  Chang{-}Tsung Fu and
                  Rahul Dilip Limaye and
                  Jon Duster and
                  Yulin Tan and
                  Ajay Balankutty and
                  Erkan Alpman and
                  Chun C. Lee and
                  Khoa Minh Nguyen and
                  Hyung{-}Jin Lee and
                  Ashoke Ravi and
                  Satoshi Suzuki and
                  Brent R. Carlton and
                  Hyung Seok Kim and
                  Marian Verhelst and
                  Stefano Pellerano and
                  Tong Kim and
                  Satish Venkatesan and
                  Durgesh Srivastava and
                  Peter Vandervoorn and
                  Jad Rizk and
                  Chia{-}Hong Jan and
                  Sunder Ramamurthy and
                  Raj Yavatkar and
                  Krishnamurthy Soumyanath},
  title        = {A 32 nm SoC With Dual Core {ATOM} Processor and {RF} WiFi Transceiver},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {48},
  number       = {1},
  pages        = {91--103},
  year         = {2013},
  url          = {https://doi.org/10.1109/JSSC.2012.2222812},
  doi          = {10.1109/JSSC.2012.2222812},
  timestamp    = {Sun, 30 Aug 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/LakdawalaSFLDTBALNLRSCKVPKVSVRJRYS13.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/LakdawalaSFLDTBALSCKVPKSVLVRJSR12,
  author       = {Hasnain Lakdawala and
                  Mark Schaecher and
                  Chang{-}Tsung Fu and
                  Rahul Dilip Limaye and
                  Jon Duster and
                  Yulin Tan and
                  Ajay Balankutty and
                  Erkan Alpman and
                  Chun C. Lee and
                  Satoshi Suzuki and
                  Brent R. Carlton and
                  Hyung Seok Kim and
                  Marian Verhelst and
                  Stefano Pellerano and
                  Tong Kim and
                  Durgesh Srivastava and
                  Satish Venkatesan and
                  Hyung{-}Jin Lee and
                  Peter Vandervoorn and
                  Jad Rizk and
                  Chia{-}Hong Jan and
                  Krishnamurthy Soumyanath and
                  Sunder Ramamurthy},
  title        = {32nm x86 OS-compliant {PC} on-chip with dual-core Atom{\textregistered}
                  processor and {RF} WiFi transceiver},
  booktitle    = {2012 {IEEE} International Solid-State Circuits Conference, {ISSCC}
                  2012, San Francisco, CA, USA, February 19-23, 2012},
  pages        = {62--64},
  publisher    = {{IEEE}},
  year         = {2012},
  url          = {https://doi.org/10.1109/ISSCC.2012.6176879},
  doi          = {10.1109/ISSCC.2012.6176879},
  timestamp    = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/LakdawalaSFLDTBALSCKVPKSVLVRJSR12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsic/TanDFABLRPCKCSS12,
  author       = {Yulin Tan and
                  Jon Duster and
                  Chang{-}Tsung Fu and
                  Erkan Alpman and
                  Ajay Balankutty and
                  Chun C. Lee and
                  Ashoke Ravi and
                  Stefano Pellerano and
                  Kailash Chandrashekar and
                  Hyung Seok Kim and
                  Brent R. Carlton and
                  Satoshi Suzuki and
                  M. Shafi and
                  Yorgos Palaskas and
                  Hasnain Lakdawala},
  title        = {A 2.4GHz {WLAN} transceiver with fully-integrated highly-linear 1.8V
                  28.4dBm PA, 34dBm {T/R} switch, 240MS/s DAC, 320MS/s ADC, and {DPLL}
                  in 32nm SoC {CMOS}},
  booktitle    = {Symposium on {VLSI} Circuits, {VLSIC} 2012, Honolulu, HI, USA, June
                  13-15, 2012},
  pages        = {76--77},
  publisher    = {{IEEE}},
  year         = {2012},
  url          = {https://doi.org/10.1109/VLSIC.2012.6243797},
  doi          = {10.1109/VLSIC.2012.6243797},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsic/TanDFABLRPCKCSS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/TanXETL11,
  author       = {Yulin Tan and
                  Hongtao Xu and
                  Mohammed A. El{-}Tanani and
                  Stewart S. Taylor and
                  Hasnain Lakdawala},
  title        = {A flip-chip-packaged 1.8V 28dBm class-AB power amplifier with shielded
                  concentric transformers in 32nm SoC {CMOS}},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2011,
                  Digest of Technical Papers, San Francisco, CA, USA, 20-24 February,
                  2011},
  pages        = {426--428},
  publisher    = {{IEEE}},
  year         = {2011},
  url          = {https://doi.org/10.1109/ISSCC.2011.5746381},
  doi          = {10.1109/ISSCC.2011.5746381},
  timestamp    = {Sun, 25 Oct 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/TanXETL11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cicc/GhoshTTG10,
  author       = {Diptendu Ghosh and
                  Stewart S. Taylor and
                  Yulin Tan and
                  Ranjit Gharpurey},
  editor       = {Jacqueline Snyder and
                  Rakesh Patel and
                  Tom Andre},
  title        = {A 10 GHz low phase noise {VCO} employing current reuse and capacitive
                  power combining},
  booktitle    = {{IEEE} Custom Integrated Circuits Conference, {CICC} 2010, San Jose,
                  California, USA, 19-22 September, 2010, Proceedings},
  pages        = {1--4},
  publisher    = {{IEEE}},
  year         = {2010},
  url          = {https://doi.org/10.1109/CICC.2010.5617434},
  doi          = {10.1109/CICC.2010.5617434},
  timestamp    = {Wed, 16 Oct 2019 14:14:52 +0200},
  biburl       = {https://dblp.org/rec/conf/cicc/GhoshTTG10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics