Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Sanjukta Bhanja
@article{DBLP:journals/tc/OllivierLDHBJ23,
author = {S{\'{e}}bastien Ollivier and
Stephen Longofono and
Prayash Dutta and
Jingtong Hu and
Sanjukta Bhanja and
Alex K. Jones},
title = {Toward Comprehensive Shifting Fault Tolerance for Domain-Wall Memories
With {PIETT}},
journal = {{IEEE} Trans. Computers},
volume = {72},
number = {4},
pages = {1095--1109},
year = {2023},
url = {https://doi.org/10.1109/TC.2022.3188206},
doi = {10.1109/TC.2022.3188206},
timestamp = {Tue, 28 Mar 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tc/OllivierLDHBJ23.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcasII/RoxyLOBJ22,
author = {Kawsher A. Roxy and
Stephen Longofono and
S{\'{e}}bastien Olliver and
Sanjukta Bhanja and
Alex K. Jones},
title = {Pinning Fault Mode Modeling for {DWM} Shifting},
journal = {{IEEE} Trans. Circuits Syst. {II} Express Briefs},
volume = {69},
number = {7},
pages = {3319--3323},
year = {2022},
url = {https://doi.org/10.1109/TCSII.2022.3161594},
doi = {10.1109/TCSII.2022.3161594},
timestamp = {Mon, 25 Jul 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcasII/RoxyLOBJ22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/micro/OllivierLDHBJ22,
author = {S{\'{e}}bastien Ollivier and
Stephen Longofono and
Prayash Dutta and
Jingtong Hu and
Sanjukta Bhanja and
Alex K. Jones},
title = {{CORUSCANT:} Fast Efficient Processing-in-Racetrack Memories},
booktitle = {55th {IEEE/ACM} International Symposium on Microarchitecture, {MICRO}
2022, Chicago, IL, USA, October 1-5, 2022},
pages = {784--798},
publisher = {{IEEE}},
year = {2022},
url = {https://doi.org/10.1109/MICRO56248.2022.00060},
doi = {10.1109/MICRO56248.2022.00060},
timestamp = {Tue, 21 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/micro/OllivierLDHBJ22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-2203-08303,
author = {Kawsher A. Roxy and
Stephen Longofono and
S{\'{e}}bastien Olliver and
Sanjukta Bhanja and
Alex K. Jones},
title = {Pinning Fault Mode Modeling for {DWM} Shifting},
journal = {CoRR},
volume = {abs/2203.08303},
year = {2022},
url = {https://doi.org/10.48550/arXiv.2203.08303},
doi = {10.48550/ARXIV.2203.08303},
eprinttype = {arXiv},
eprint = {2203.08303},
timestamp = {Mon, 28 Mar 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-2203-08303.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-2205-12494,
author = {Prayash Dutta and
Albert Lee and
Kang L. Wang and
Alex K. Jones and
Sanjukta Bhanja},
title = {A Multi-domain Magneto Tunnel Junction for Racetrack Nanowire Strips},
journal = {CoRR},
volume = {abs/2205.12494},
year = {2022},
url = {https://doi.org/10.48550/arXiv.2205.12494},
doi = {10.48550/ARXIV.2205.12494},
eprinttype = {arXiv},
eprint = {2205.12494},
timestamp = {Tue, 21 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/corr/abs-2205-12494.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-2108-01202,
author = {S{\'{e}}bastien Ollivier and
Stephen Longofono and
Prayash Dutta and
Jingtong Hu and
Sanjukta Bhanja and
Alex K. Jones},
title = {{PIRM:} Processing In Racetrack Memories},
journal = {CoRR},
volume = {abs/2108.01202},
year = {2021},
url = {https://arxiv.org/abs/2108.01202},
eprinttype = {arXiv},
eprint = {2108.01202},
timestamp = {Thu, 05 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-2108-01202.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-2112-12692,
author = {Arifa Hoque and
Alex K. Jones and
Sanjukta Bhanja},
title = {{XDWM:} {A} 2D Domain Wall Memory},
journal = {CoRR},
volume = {abs/2112.12692},
year = {2021},
url = {https://arxiv.org/abs/2112.12692},
eprinttype = {arXiv},
eprint = {2112.12692},
timestamp = {Tue, 04 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/corr/abs-2112-12692.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/softx/AdamesSB20,
author = {Ilia A. Bautista Adames and
Sudeep Sarkar and
Sanjukta Bhanja},
title = {MatlabHTM: {A} sequence memory model of neocortical layers for anomaly
detection},
journal = {SoftwareX},
volume = {11},
pages = {100491},
year = {2020},
url = {https://doi.org/10.1016/j.softx.2020.100491},
doi = {10.1016/J.SOFTX.2020.100491},
timestamp = {Thu, 21 Jan 2021 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/softx/AdamesSB20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsn/OllivierKRMBJ19,
author = {S{\'{e}}bastien Ollivier and
Donald Kline Jr. and
Kawsher A. Roxy and
Rami G. Melhem and
Sanjukta Bhanja and
Alex K. Jones},
title = {Leveraging Transverse Reads to Correct Alignment Faults in Domain
Wall Memories},
booktitle = {49th Annual {IEEE/IFIP} International Conference on Dependable Systems
and Networks, {DSN} 2019, Portland, OR, USA, June 24-27, 2019},
pages = {375--387},
publisher = {{IEEE}},
year = {2019},
url = {https://doi.org/10.1109/DSN.2019.00047},
doi = {10.1109/DSN.2019.00047},
timestamp = {Tue, 21 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dsn/OllivierKRMBJ19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/OllivierKKMBJ19,
author = {S{\'{e}}bastien Ollivier and
Donald Kline Jr. and
Kawsher A. Roxy and
Rami G. Melhem and
Sanjukta Bhanja and
Alex K. Jones},
title = {The Power of Orthogonality},
booktitle = {2019 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2019,
Miami, FL, USA, July 15-17, 2019},
pages = {100--102},
publisher = {{IEEE}},
year = {2019},
url = {https://doi.org/10.1109/ISVLSI.2019.00026},
doi = {10.1109/ISVLSI.2019.00026},
timestamp = {Tue, 21 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/OllivierKKMBJ19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fteda/RoxyB18,
author = {Kawsher A. Roxy and
Sanjukta Bhanja},
title = {Non-Boolean Computing with Spintronic Devices},
journal = {Found. Trends Electron. Des. Autom.},
volume = {12},
number = {1},
pages = {1--123},
year = {2018},
url = {https://doi.org/10.1561/1000000046},
doi = {10.1561/1000000046},
timestamp = {Thu, 18 Jun 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/fteda/RoxyB18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mse/HoqueSRB17,
author = {Arifa Hoque and
William Sutton and
Kawsher A. Roxy and
Sanjukta Bhanja},
title = {Integrating emerging memory technologies into undergraduate logic
design course: The impact of context based teaching},
booktitle = {2017 {IEEE} International Conference on Microelectronic Systems Education,
{MSE} 2017, Lake Louise, AB, Canada, May 11-12, 2017},
pages = {31--34},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.1109/MSE.2017.7945079},
doi = {10.1109/MSE.2017.7945079},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/mse/HoqueSRB17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mwscas/RoxyB17,
author = {Kawsher A. Roxy and
Sanjukta Bhanja},
title = {Variability tolerant reading of nanomagnetic energy minimizing co-processor},
booktitle = {{IEEE} 60th International Midwest Symposium on Circuits and Systems,
{MWSCAS} 2017, Boston, MA, USA, August 6-9, 2017},
pages = {413--416},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.1109/MWSCAS.2017.8052948},
doi = {10.1109/MWSCAS.2017.8052948},
timestamp = {Mon, 09 Aug 2021 14:54:01 +0200},
biburl = {https://dblp.org/rec/conf/mwscas/RoxyB17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jetc/DasSB16,
author = {Jayita Das and
Kevin Scott and
Sanjukta Bhanja},
title = {{MRAM} {PUF:} Using Geometric and Resistive Variations in {MRAM} Cells},
journal = {{ACM} J. Emerg. Technol. Comput. Syst.},
volume = {13},
number = {1},
pages = {2:1--2:15},
year = {2016},
url = {https://doi.org/10.1145/2854154},
doi = {10.1145/2854154},
timestamp = {Mon, 08 Jun 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/jetc/DasSB16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/AdamesDB16,
author = {Ilia A. Bautista Adames and
Jayita Das and
Sanjukta Bhanja},
editor = {Ayse K. Coskun and
Martin Margala and
Laleh Behjat and
Jie Han},
title = {Survey of Emerging Technology Based Physical Unclonable Funtions},
booktitle = {Proceedings of the 26th edition on Great Lakes Symposium on VLSI,
{GLVLSI} 2016, Boston, MA, USA, May 18-20, 2016},
pages = {317--322},
publisher = {{ACM}},
year = {2016},
url = {https://doi.org/10.1145/2902961.2903044},
doi = {10.1145/2902961.2903044},
timestamp = {Wed, 10 Mar 2021 14:55:38 +0100},
biburl = {https://dblp.org/rec/conf/glvlsi/AdamesDB16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jetc/Todri-SanialB15,
author = {Aida Todri{-}Sanial and
Sanjukta Bhanja},
title = {Guest Editorial: Special Issue on Advances in Design of Ultra-Low
Power Circuits and Systems in Emerging Technologies},
journal = {{ACM} J. Emerg. Technol. Comput. Syst.},
volume = {12},
number = {2},
pages = {11:1--11:2},
year = {2015},
url = {https://doi.org/10.1145/2756554},
doi = {10.1145/2756554},
timestamp = {Mon, 08 Jun 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/jetc/Todri-SanialB15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/DasAB14,
author = {Jayita Das and
Syed M. Alam and
Sanjukta Bhanja},
title = {Nano Magnetic STT-Logic Partitioning for Optimum Performance},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {22},
number = {1},
pages = {90--98},
year = {2014},
url = {https://doi.org/10.1109/TVLSI.2012.2236690},
doi = {10.1109/TVLSI.2012.2236690},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/DasAB14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@incollection{DBLP:series/lncs/DasAB14,
author = {Jayita Das and
Syed M. Alam and
Sanjukta Bhanja},
editor = {Neal G. Anderson and
Sanjukta Bhanja},
title = {STT-Based Non-Volatile Logic-in-Memory Framework},
booktitle = {Field-Coupled Nanocomputing - Paradigms, Progress, and Perspectives},
series = {Lecture Notes in Computer Science},
volume = {8280},
pages = {173--193},
publisher = {Springer},
year = {2014},
url = {https://doi.org/10.1007/978-3-662-43722-3\_8},
doi = {10.1007/978-3-662-43722-3\_8},
timestamp = {Tue, 14 May 2019 10:00:55 +0200},
biburl = {https://dblp.org/rec/series/lncs/DasAB14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@book{DBLP:series/lncs/8280,
editor = {Neal G. Anderson and
Sanjukta Bhanja},
title = {Field-Coupled Nanocomputing - Paradigms, Progress, and Perspectives},
series = {Lecture Notes in Computer Science},
volume = {8280},
publisher = {Springer},
year = {2014},
url = {https://doi.org/10.1007/978-3-662-43722-3},
doi = {10.1007/978-3-662-43722-3},
isbn = {978-3-662-43721-6},
timestamp = {Tue, 14 May 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/series/lncs/8280.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcas/DasAB12,
author = {Jayita Das and
Syed M. Alam and
Sanjukta Bhanja},
title = {Ultra-Low Power Hybrid CMOS-Magnetic Logic Architecture},
journal = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
volume = {59-I},
number = {9},
pages = {2008--2016},
year = {2012},
url = {https://doi.org/10.1109/TCSI.2012.2185311},
doi = {10.1109/TCSI.2012.2185311},
timestamp = {Fri, 22 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcas/DasAB12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mwscas/MishraB12,
author = {Sneta Mishra and
Sanjukta Bhanja},
title = {Evaluation of circuit styles and {VLSI} logic designs of pentacene
OTFTs},
booktitle = {55th {IEEE} International Midwest Symposium on Circuits and Systems,
{MWSCAS} 2012, Boise, ID, USA, August 5-8, 2012},
pages = {121--124},
publisher = {{IEEE}},
year = {2012},
url = {https://doi.org/10.1109/MWSCAS.2012.6291972},
doi = {10.1109/MWSCAS.2012.6291972},
timestamp = {Mon, 09 Aug 2021 14:54:01 +0200},
biburl = {https://dblp.org/rec/conf/mwscas/MishraB12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mwscas/DasAB12,
author = {Jayita Das and
Syed M. Alam and
Sanjukta Bhanja},
title = {Non-destructive variability tolerant differential read for non-volatile
logic},
booktitle = {55th {IEEE} International Midwest Symposium on Circuits and Systems,
{MWSCAS} 2012, Boise, ID, USA, August 5-8, 2012},
pages = {178--181},
publisher = {{IEEE}},
year = {2012},
url = {https://doi.org/10.1109/MWSCAS.2012.6291986},
doi = {10.1109/MWSCAS.2012.6291986},
timestamp = {Thu, 26 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/mwscas/DasAB12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/esticas/DasAB11,
author = {Jayita Das and
Syed M. Alam and
Sanjukta Bhanja},
title = {Low Power Magnetic Quantum Cellular Automata Realization Using Magnetic
Multi-Layer Structures},
journal = {{IEEE} J. Emerg. Sel. Topics Circuits Syst.},
volume = {1},
number = {3},
pages = {267--276},
year = {2011},
url = {https://doi.org/10.1109/JETCAS.2011.2158344},
doi = {10.1109/JETCAS.2011.2158344},
timestamp = {Sat, 20 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/esticas/DasAB11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mr/LingasubramanianAB11,
author = {Karthikeyan Lingasubramanian and
Syed M. Alam and
Sanjukta Bhanja},
title = {Maximum error modeling for fault-tolerant computation using maximum
a posteriori {(MAP)} hypothesis},
journal = {Microelectron. Reliab.},
volume = {51},
number = {2},
pages = {485--501},
year = {2011},
url = {https://doi.org/10.1016/j.microrel.2010.07.156},
doi = {10.1016/J.MICROREL.2010.07.156},
timestamp = {Sat, 22 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/mr/LingasubramanianAB11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/KumariB11,
author = {Anita Kumari and
Sanjukta Bhanja},
title = {Landauer Clocking for Magnetic Cellular Automata {(MCA)} Arrays},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {19},
number = {4},
pages = {714--717},
year = {2011},
url = {https://doi.org/10.1109/TVLSI.2009.2036627},
doi = {10.1109/TVLSI.2009.2036627},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/KumariB11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/BhanjaP11,
author = {Sanjukta Bhanja and
Javier F. Pulecio},
title = {A review of magnetic cellular automata systems},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2011), May
15-19 2011, Rio de Janeiro, Brazil},
pages = {2373--2376},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/ISCAS.2011.5938080},
doi = {10.1109/ISCAS.2011.5938080},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/BhanjaP11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/SrivastavaABS11,
author = {Saket Srivastava and
Arjun Asthana and
Sanjukta Bhanja and
Sudeep Sarkar},
title = {QCAPro - An error-power estimation tool for {QCA} circuit design},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2011), May
15-19 2011, Rio de Janeiro, Brazil},
pages = {2377--2380},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/ISCAS.2011.5938081},
doi = {10.1109/ISCAS.2011.5938081},
timestamp = {Sun, 02 Jun 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iscas/SrivastavaABS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mse/KarunaratneRKDB11,
author = {D. K. Karunaratne and
Srinath Rajaram and
Kristin Kusmierek and
Paromita De and
Sanjukta Bhanja},
title = {Novel knowledge module on fusion of logic and memory to undergraduate
students},
booktitle = {2011 {IEEE} International Conference on Microelectronic Systems Education,
{MSE} 2011, San Diego, CA, USA, June 5-6, 2011},
pages = {64--67},
publisher = {{IEEE} Computer Society},
year = {2011},
url = {https://doi.org/10.1109/MSE.2011.5937094},
doi = {10.1109/MSE.2011.5937094},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/mse/KarunaratneRKDB11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/RejimonLB09,
author = {Thara Rejimon and
Karthikeyan Lingasubramanian and
Sanjukta Bhanja},
title = {Probabilistic Error Modeling for Nano-Domain Logic Circuits},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {17},
number = {1},
pages = {55--65},
year = {2009},
url = {https://doi.org/10.1109/TVLSI.2008.2003167},
doi = {10.1109/TVLSI.2008.2003167},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/RejimonLB09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isqed/KumariPB09,
author = {Anita Kumari and
Javier F. Pulecio and
Sanjukta Bhanja},
title = {Defect characterization in magnetic field coupled arrays},
booktitle = {10th International Symposium on Quality of Electronic Design {(ISQED}
2009), 16-18 March 2009, San Jose, CA, {USA}},
pages = {436--441},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/ISQED.2009.4810334},
doi = {10.1109/ISQED.2009.4810334},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isqed/KumariPB09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mse/KumariB09,
author = {Anita Kumari and
Sanjukta Bhanja},
title = {{CNT} logic knowledge module integrated in digital {CMOS} logic design
course},
booktitle = {{IEEE} International Conference on Microelectronic Systems Education,
{MSE} '09, San Francisco, CA, USA, July 25-27, 2009},
pages = {115--117},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/MSE.2009.5270816},
doi = {10.1109/MSE.2009.5270816},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/mse/KumariB09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsid/LingasubramanianB09,
author = {Karthikeyan Lingasubramanian and
Sanjukta Bhanja},
title = {An Error Model to Study the Behavior of Transient Errors in Sequential
Circuits},
booktitle = {{VLSI} Design 2009: Improving Productivity through Higher Abstraction,
The 22nd International Conference on {VLSI} Design, New Delhi, India,
5-9 January 2009},
pages = {485--490},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/VLSI.Design.2009.73},
doi = {10.1109/VLSI.DESIGN.2009.73},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/vlsid/LingasubramanianB09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/glvlsi/2009,
editor = {Fabrizio Lombardi and
Sanjukta Bhanja and
Yehia Massoud and
R. Iris Bahar},
title = {Proceedings of the 19th {ACM} Great Lakes Symposium on {VLSI} 2009,
Boston Area, MA, USA, May 10-12 2009},
publisher = {{ACM}},
year = {2009},
url = {https://doi.org/10.1145/1531542},
doi = {10.1145/1531542},
isbn = {978-1-60558-522-2},
timestamp = {Wed, 24 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/glvlsi/2009.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-0906-3282,
author = {Karthikeyan Lingasubramanian and
Syed M. Alam and
Sanjukta Bhanja},
title = {Study of Circuit-Specific Error Bounds for Fault-Tolerant Computation
using Maximum a posteriori {(MAP)} Hypothesis},
journal = {CoRR},
volume = {abs/0906.3282},
year = {2009},
url = {http://arxiv.org/abs/0906.3282},
eprinttype = {arXiv},
eprint = {0906.3282},
timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-0906-3282.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/te/SrivastavaB08,
author = {Saket Srivastava and
Sanjukta Bhanja},
title = {Integrating a Nanologic Knowledge Module Into an Undergraduate Logic
Design Course},
journal = {{IEEE} Trans. Educ.},
volume = {51},
number = {3},
pages = {349--355},
year = {2008},
url = {https://doi.org/10.1109/TE.2008.919660},
doi = {10.1109/TE.2008.919660},
timestamp = {Thu, 16 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/te/SrivastavaB08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/BhanjaS08,
author = {Sanjukta Bhanja and
Sudeep Sarkar},
title = {Thermal Switching Error Versus Delay Tradeoffs in Clocked {QCA} Circuits},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {16},
number = {5},
pages = {528--541},
year = {2008},
url = {https://doi.org/10.1109/TVLSI.2007.915448},
doi = {10.1109/TVLSI.2007.915448},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/BhanjaS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/glvlsi/2008,
editor = {Vijaykrishnan Narayanan and
Zhiyuan Yan and
Enrico Macii and
Sanjukta Bhanja},
title = {Proceedings of the 18th {ACM} Great Lakes Symposium on {VLSI} 2008,
Orlando, Florida, USA, May 4-6, 2008},
publisher = {{ACM}},
year = {2008},
url = {https://doi.org/10.1145/1366110},
doi = {10.1145/1366110},
isbn = {978-1-59593-999-9},
timestamp = {Wed, 24 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/glvlsi/2008.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/et/BhanjaOLP07,
author = {Sanjukta Bhanja and
Marco Ottavi and
Fabrizio Lombardi and
Salvatore Pontarelli},
title = {{QCA} Circuits for Robust Coplanar Crossing},
journal = {J. Electron. Test.},
volume = {23},
number = {2-3},
pages = {193--210},
year = {2007},
url = {https://doi.org/10.1007/s10836-006-0551-y},
doi = {10.1007/S10836-006-0551-Y},
timestamp = {Fri, 11 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/et/BhanjaOLP07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tc/SrivastavaB07,
author = {Saket Srivastava and
Sanjukta Bhanja},
title = {Hierarchical Probabilistic Macromodeling for {QCA} Circuits},
journal = {{IEEE} Trans. Computers},
volume = {56},
number = {2},
pages = {174--190},
year = {2007},
url = {https://doi.org/10.1109/TC.2007.30},
doi = {10.1109/TC.2007.30},
timestamp = {Mon, 13 Jun 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tc/SrivastavaB07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/LingasubramanianB07,
author = {Karthikeyan Lingasubramanian and
Sanjukta Bhanja},
editor = {Hai Zhou and
Enrico Macii and
Zhiyuan Yan and
Yehia Massoud},
title = {Probabilistic maximum error modeling for unreliable logic circuits},
booktitle = {Proceedings of the 17th {ACM} Great Lakes Symposium on {VLSI} 2007,
Stresa, Lago Maggiore, Italy, March 11-13, 2007},
pages = {223--226},
publisher = {{ACM}},
year = {2007},
url = {https://doi.org/10.1145/1228784.1228842},
doi = {10.1145/1228784.1228842},
timestamp = {Wed, 16 Aug 2023 21:16:32 +0200},
biburl = {https://dblp.org/rec/conf/glvlsi/LingasubramanianB07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mse/SrivastavaB07,
author = {Saket Srivastava and
Sanjukta Bhanja},
title = {Integrating Nano-logic into an Undergraduate Logic Design Course},
booktitle = {{IEEE} International Conference on Microelectronic Systems Education,
{MSE} '07, San Diego, CA, USA, June 3-4, 2007},
pages = {55--56},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/MSE.2007.52},
doi = {10.1109/MSE.2007.52},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/mse/SrivastavaB07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/todaes/BhanjaLR06,
author = {Sanjukta Bhanja and
Karthikeyan Lingasubramanian and
N. Ranganathan},
title = {A stimulus-free graphical probabilistic switching model for sequential
circuits using dynamic bayesian networks},
journal = {{ACM} Trans. Design Autom. Electr. Syst.},
volume = {11},
number = {3},
pages = {773--796},
year = {2006},
url = {https://doi.org/10.1145/1142980.1142990},
doi = {10.1145/1142980.1142990},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/todaes/BhanjaLR06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/RejimonB06,
author = {Thara Rejimon and
Sanjukta Bhanja},
title = {A Timing-Aware Probabilistic Model for Single-Event-Upset Analysis},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {14},
number = {10},
pages = {1130--1139},
year = {2006},
url = {https://doi.org/10.1109/TVLSI.2006.884165},
doi = {10.1109/TVLSI.2006.884165},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/RejimonB06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/BhanjaOLP06,
author = {Sanjukta Bhanja and
Marco Ottavi and
Fabrizio Lombardi and
Salvatore Pontarelli},
editor = {Georges G. E. Gielen},
title = {Novel designs for thermally robust coplanar crossing in {QCA}},
booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe,
{DATE} 2006, Munich, Germany, March 6-10, 2006},
pages = {786--791},
publisher = {European Design and Automation Association, Leuven, Belgium},
year = {2006},
url = {https://doi.org/10.1109/DATE.2006.244120},
doi = {10.1109/DATE.2006.244120},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/BhanjaOLP06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsid/RejimonB06,
author = {Thara Rejimon and
Sanjukta Bhanja},
title = {Wide Limited Switch Dynamic Logic Circuit Implementations},
booktitle = {19th International Conference on {VLSI} Design {(VLSI} Design 2006),
3-7 January 2006, Hyderabad, India},
pages = {94--99},
publisher = {{IEEE} Computer Society},
year = {2006},
url = {https://doi.org/10.1109/VLSID.2006.171},
doi = {10.1109/VLSID.2006.171},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/vlsid/RejimonB06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/RamalingamB05,
author = {Nirmal Ramalingam and
Sanjukta Bhanja},
editor = {John C. Lach and
Gang Qu and
Yehea I. Ismail},
title = {Causal probabilistic input dependency learning for switching model
in {VLSI} circuits},
booktitle = {Proceedings of the 15th {ACM} Great Lakes Symposium on {VLSI} 2005,
Chicago, Illinois, USA, April 17-19, 2005},
pages = {112--115},
publisher = {{ACM}},
year = {2005},
url = {https://doi.org/10.1145/1057661.1057689},
doi = {10.1145/1057661.1057689},
timestamp = {Wed, 15 Dec 2021 17:59:57 +0100},
biburl = {https://dblp.org/rec/conf/glvlsi/RamalingamB05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icassp/JainBCDN05,
author = {Vijay K. Jain and
Sanjukta Bhanja and
Glenn H. Chapman and
Lavanya Doddannagari and
Nguyen Nguyen},
title = {A parallel architecture for the {ICA} algorithm: {DSP} plane of a
3-D heterogeneous sensor},
booktitle = {2005 {IEEE} International Conference on Acoustics, Speech, and Signal
Processing, {ICASSP} '05, Philadelphia, Pennsylvania, USA, March 18-23,
2005},
pages = {77--80},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/ICASSP.2005.1416244},
doi = {10.1109/ICASSP.2005.1416244},
timestamp = {Mon, 22 Jun 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/icassp/JainBCDN05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/socc/JainBCD05,
author = {Vijay K. Jain and
Sanjukta Bhanja and
Glenn H. Chapman and
Lavanya Doddannagari},
title = {A highly reconfigurable computing array: {DSP} plane of a 3D heterogeneous
SoC},
booktitle = {Proceedings 2005 {IEEE} International {SOC} Conference, September
25-28, 2005, Washington Dulles Airport, Herndon, VA, {USA}},
pages = {243--246},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/SOCC.2005.1554503},
doi = {10.1109/SOCC.2005.1554503},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/socc/JainBCD05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsid/BhanjaLR05,
author = {Sanjukta Bhanja and
Karthikeyan Lingasubramanian and
N. Ranganathan},
title = {Estimation of Switching Activity in Sequential Circuits Using Dynamic
Bayesian Networks},
booktitle = {18th International Conference on {VLSI} Design {(VLSI} Design 2005),
with the 4th International Conference on Embedded Systems Design,
3-7 January 2005, Kolkata, India},
pages = {586--591},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/ICVD.2005.93},
doi = {10.1109/ICVD.2005.93},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/vlsid/BhanjaLR05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsid/RejimonB05,
author = {Thara Rejimon and
Sanjukta Bhanja},
title = {An Accurate Probalistic Model for Error Detection},
booktitle = {18th International Conference on {VLSI} Design {(VLSI} Design 2005),
with the 4th International Conference on Embedded Systems Design,
3-7 January 2005, Kolkata, India},
pages = {717--722},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/ICVD.2005.46},
doi = {10.1109/ICVD.2005.46},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/vlsid/RejimonB05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/BhanjaR04,
author = {Sanjukta Bhanja and
N. Ranganathan},
title = {Cascaded Bayesian inferencing for switching activity estimation with
correlated inputs},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {12},
number = {12},
pages = {1360--1370},
year = {2004},
url = {https://doi.org/10.1109/TVLSI.2004.837991},
doi = {10.1109/TVLSI.2004.837991},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/BhanjaR04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/islped/RamaniB04,
author = {Shiva Shankar Ramani and
Sanjukta Bhanja},
editor = {Rajiv V. Joshi and
Kiyoung Choi and
Vivek Tiwari and
Kaushik Roy},
title = {Any-time probabilistic switching model using bayesian networks},
booktitle = {Proceedings of the 2004 International Symposium on Low Power Electronics
and Design, 2004, Newport Beach, California, USA, August 9-11, 2004},
pages = {86--89},
publisher = {{ACM}},
year = {2004},
url = {https://doi.org/10.1145/1013235.1013263},
doi = {10.1145/1013235.1013263},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/islped/RamaniB04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/BhanjaR03,
author = {Sanjukta Bhanja and
N. Ranganathan},
title = {Switching activity estimation of {VLSI} circuits using Bayesian networks},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {11},
number = {4},
pages = {558--567},
year = {2003},
url = {https://doi.org/10.1109/TVLSI.2003.816144},
doi = {10.1109/TVLSI.2003.816144},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/BhanjaR03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iccd/BhanjaR02,
author = {Sanjukta Bhanja and
N. Ranganathan},
title = {Modeling Switching Activity Using Cascaded Bayesian Networks for Correlated
Input Streams},
booktitle = {20th International Conference on Computer Design {(ICCD} 2002), {VLSI}
in Computers and Processors, 16-18 September 2002, Freiburg, Germany,
Proceedings},
pages = {388--390},
publisher = {{IEEE} Computer Society},
year = {2002},
url = {https://doi.org/10.1109/ICCD.2002.1106799},
doi = {10.1109/ICCD.2002.1106799},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iccd/BhanjaR02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsid/BhanjaR02,
author = {Sanjukta Bhanja and
N. Ranganathan},
title = {Switching Activity Estimation of Large Circuits using Multiple Bayesian
Networks},
booktitle = {Proceedings of the 7th Asia and South Pacific Design Automation Conference
{(ASP-DAC} 2002), and the 15th International Conference on {VLSI}
Design {(VLSI} Design 2002), Bangalore, India, January 7-11, 2002},
pages = {187--192},
publisher = {{IEEE} Computer Society},
year = {2002},
url = {https://doi.org/10.1109/ASPDAC.2002.994917},
doi = {10.1109/ASPDAC.2002.994917},
timestamp = {Mon, 14 Nov 2022 15:28:09 +0100},
biburl = {https://dblp.org/rec/conf/vlsid/BhanjaR02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/BhanjaR01,
author = {Sanjukta Bhanja and
N. Ranganathan},
title = {Dependency Preserving Probabilistic Modeling of Switching Activity
using Bayesian Networks},
booktitle = {Proceedings of the 38th Design Automation Conference, {DAC} 2001,
Las Vegas, NV, USA, June 18-22, 2001},
pages = {209--214},
publisher = {{ACM}},
year = {2001},
url = {https://doi.org/10.1145/378239.378465},
doi = {10.1145/378239.378465},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/BhanjaR01.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/flairs/BhanjaFHGK98,
author = {Sanjukta Bhanja and
Lynn M. Fletcher{-}Heath and
Lawrence O. Hall and
Dmitry B. Goldgof and
Jeffrey P. Krischer},
editor = {Diane J. Cook},
title = {A Qualitative Expert System for Clinical Trial Assignment},
booktitle = {Proceedings of the Eleventh International Florida Artificial Intelligence
Research Society Conference, May 18-20, 1998, Sanibel Island, Florida,
{USA}},
pages = {84--88},
publisher = {{AAAI} Press},
year = {1998},
url = {http://www.aaai.org/Library/FLAIRS/1998/flairs98-016.php},
timestamp = {Tue, 05 Sep 2023 11:41:06 +0200},
biburl = {https://dblp.org/rec/conf/flairs/BhanjaFHGK98.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-21 18:07 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
