default search action

combined dblp search
author search
venue search
publication search

ask others

Alessandro Comodi

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2023
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tetc/ConficconiSCCSS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/ConficconiSCCSS23
Davide Conficconi, Emanuele Del Sozzo, Filippo Carloni, Alessandro Comodi, Alberto Scolari, Marco Domenico Santambrogio:
An Energy-Efficient Domain-Specific Architecture for Regular Expressions. IEEE Trans. Emerg. Top. Comput. 11(1): 3-17 (2023)
2020
[j1]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/micro/MurrayEBARC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/MurrayEBARC20
Kevin E. Murray, Mohamed A. Elgammal, Vaughn Betz, Tim Ansell, Keith Rothman, Alessandro Comodi:
SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs. IEEE Micro 40(4): 49-57 (2020)

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2018
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/ipps/ComodiCSS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/ComodiCSS18
Alessandro Comodi, Davide Conficconi, Alberto Scolari, Marco D. Santambrogio:
TiReX: Tiled Regular eXpression Matching Architecture. IPDPS Workshops 2018: 131-137
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/ipps/TucciCCHDS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/TucciCCHDS18
Lorenzo Di Tucci, Davide Conficconi, Alessandro Comodi, Steven A. Hofmeyr, David Donofrio, Marco D. Santambrogio:
A Parallel, Energy Efficient Hardware Architecture for the merAligner on FPGA Using Chisel HCL. IPDPS Workshops 2018: 214-217

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.