default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSIGARCH Computer Architecture News, Volume 25
Volume 25, Number 1, March 1997
- Dileep Bhandarkar:
RISC versus CISC: a tale of two chips. 1-12 - Ignacio Martín, Francisco Tirado:
A SIMD computer for multigrid methods. 13-18 - Reinhold Weicker:
On the use of SPEC benchmarks in computer architecture research. 19-22 - Shubhendu S. Mukherjee:
What should graduate students know before joining a large computer architecture project? 23-26 - Humayun Khalid:
A new cache replacement scheme based on backpropagation neural networks. 27-33 - Mark Thorson:
Internet Nuggets. 34-36
Volume 25, Number 2, May 1997
- Andrew R. Pleszkun, Trevor N. Mudge:
Proceedings of the 24th International Symposium on Computer Architecture, Denver, Colorado, USA, June 2-4, 1997. ACM 1997, ISBN 0-89791-901-7 [contents]
Volume 25, Number 3, June 1997
- Maurice V. Wilkes, Andrew Hopper:
The collapsed LAN: a solution to a bandwidth problem? 1-5 - Tommi Jokinen, Chia-Jiu Wang:
Cache design with path balancing table, skewing and indirect tags. 6-12 - Doug Burger, Todd M. Austin:
The SimpleScalar tool set, version 2.0. 13-25 - Mark Thorson:
Internet Nuggets. 26-27
Volume 25, Number 4, September 1997
- Rodney Van Meter
, Gregory G. Finn, Steve Hotz, Dave Dyer:
Response to the collapsed LAN. 1-12 - Weiwu Hu, Peisu Xia:
Out-of-order execution in sequentially consistent shared-memory systems. 3-10 - Humayun Khalid:
A novel trace sampling technique. 11-16 - Humayun Khalid:
Performance of the KORA-2 cache replacement scheme. 17-21 - Dawn N. Jutla, Peter Bodorik:
Improving applications performance: a memory model and cache architecture. 22-29 - Bernd Ulmann:
NICE: an elegant and powerful 32-bit architecture. 30-35 - Mark Thorson:
Internet Nuggets. 36-41
Volume 25, Number 5, December 1997
- Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve:
RSIM: Rice simulator for ILP multiprocessors. 1 - Weisong Shi, Weiwu Hu, Ming Zhu:
An innovative implementation for directory-based cache coherence in shared memory multiprocessors. 2-9 - Mark Thorson:
Internet Nuggets. 10-14
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-06-16 22:50 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
