![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Real-Time Systems, Volume 26
Volume 26, Number 1, January 2004
- Editorial. 5-6
- Luiz F. Bacellar, Wolfgang Schröder-Preikschat:
Guest Editorial. 7-8 - K. H. Kim:
The Distributed Time-Triggered Simulation Scheme: Core Principles and Supporting Execution Engine. 9-28 - Stephen S. Yau, Fariaz Karim:
An Adaptive Middleware for Context-Sensitive Communications for Real-Time Applications in Ubiquitous Computing Environments. 29-61 - M. Teresa Higuera-Toledano, Valérie Issarny, Michel Banâtre, Frédéric Parain:
Memory Management for Real-Time Java: An Efficient Solution using Hardware Support. 63-87 - Matthias Pfeffer, Theo Ungerer, Stephan Fuhrmann, Jochen Kreuzinger, Uwe Brinkschulte:
Real-Time Garbage Collection for a Multithreaded Java Microcontroller. 89-106 - Lutz Bichler, Ansgar Radermacher, Andy Schürr:
Integrating Data Flow Equations with UML/Realtime. 107-125
Volume 26, Number 2, March 2004
- M. Elizabeth C. Hull, S. Ewart, J. R. Paul Hanna:
Modeling Complex Real-Time and Embedded Systems-The UML and DORIS Combination. 135-159 - Jorge Real
, Alfons Crespo
:
Mode Change Protocols for Real-Time Systems: A Survey and a New Proposal. 161-197 - Jae Kwon Kim, Byung Kook Kim:
Probabilistic Schedulability Analysis of Harmonic Multi-Task Systems with Dual-Modular Temporal Redundancy. 199-222
Volume 26, Number 3, April 2004
- Kwang Sung Park, Jin Bae Park, Yoon Ho Choi, Zhong Li, Nam Hyun Kim:
Design of H2 Controllers for Sampled-Data Systems with Input Time Delays. 231-260 - Luís Miguel Pinho
, Francisco Vasques
, Andy J. Wellings:
Replication Management in Reliable Real-Time Systems. 261-296 - Paul Pop
, Petru Eles, Zebo Peng:
Schedulability-Driven Communication Synthesis for Time Triggered Embedded Systems. 297-325
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.