default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroprocessors and Microsystems, Volume 53
Volume 53, August 2017
- Ahmed Ben Achballah
, Slim Ben Othman, Slim Ben Saoud:
Problems and challenges of emerging technology networks-on-chip: A review. 1-20 - Lei Wan, Junxiu Liu, Jim Harkin, Liam McDaid, Yuling Luo:
Layered tile architecture for efficient hardware spiking neural networks. 21-32
- Simona Buchovecká, Róbert Lórencz, Filip Kodýtek, Jirí Bucek:
True random number generator based on ring oscillator PUF circuit. 33-41
- Paul Pop, Detlef Scholle, Irfan Sljivo, Hans Hansson, Gunnar Widforss, Malin Rosqvist:
Safe cooperating cyber-physical systems using wireless communication: The SafeCOP approach. 42-50 - Asma Taheri Monfared, Majid Haghparast:
Designing new ternary reversible subtractor circuits. 51-56 - Felipe Galindo Sanchez, José L. Núñez-Yáñez:
Energy proportional streaming spiking neural network in a reconfigurable system. 57-67 - Joël Wanza Weloli, Sébastien Bilavarn, Maarten de Vries, Said Derradji, Cécile Belleudy:
Efficiency modeling and exploration of 64-bit ARM compute nodes for exascale. 68-80 - Yunfeng Ma, Leandro Soares Indrusiak:
Hardware-accelerated analysis of real-time Networks-on-Chip. 81-91
- Bilal Habib, Jens-Peter Kaps, Kris Gaj:
Implementation of efficient SR-Latch PUF on FPGA and SoC devices. 92-105 - Sangeetha Damotharasamy, P. Deepa:
A low-cost and high-performance architecture for robust human detection using histogram of edge oriented gradients. 106-119 - Norbert Druml, Jürgen Schilling, Walther Pachler, Bernhard Roitner, Thomas Ruprechter, Holger Bock, Gerald Holweg:
Secured miniaturized system-in-package contactless and passive authentication devices featuring NFC. 120-129
- Varadan Savulimedu Veeravalli, Andreas Steininger, Ulrich Schmid:
A versatile architecture for long-term monitoring of single-event transient durations. 130-144 - Amine Ait Si Ali, Hamza Djelouat, Abbes Amira, Faycal Bensaali, Mohieddine Benammar, Amine Bermak:
Electronic nose system on the Zynq SoC platform. 145-156 - Arighna Deb, Debesh K. Das:
An iterative structure for synthesizing symmetric functions using quantum-dot cellular automata. 157-167 - Wentao Xu, Ning Wu, Bing Liu:
A blocking optimization method by convergence of cores for application-based optical circuit switched network-on-chip. 168-177
- Stefan Werner, Dennis Heinrich, Thilo Pionteck, Sven Groppe:
Semi-static operator graphs for accelerated query execution on FPGAs. 178-189 - Amira Hadj Fredj, Jihene Malek:
GPU-based anisotropic diffusion algorithm for video image denoising. 190-201 - Xiangteng Zang, Xin Li, Lei Dou, Yuqing Sun, Mengying Zhao:
Energy optimization for multi-level cell non-volatile memory using state remapping. 202-212 - Andres Gomez, Andrea Bartolini, Davide Rossi, Baris Can Kara, Hamed Fatemi, José Pineda de Gyvez, Luca Benini:
Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors. 213-228
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-10 20:46 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
