Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 5
Volume 5, Number 1, March 1987
- Lambert Spaanenburg:
Editorial. 1 - Eugene Shragowitz, S. Keel:
A global router based on a multicommodity flow model. 3-16 - H. W. Leong, C. L. Liu:
Algorithms for permutation channel routing. 17-45 - A. S. Shubat, J. A. Pretorias, C. André T. Salama:
Expandable arithmetic block macrocell. 47-71 - Tao Li:
SYSIM: a simulation tool for systolic processors. 73-76 - Bruno Codenotti, Francesco Romani
:
A compact and modular VLSI design for the solution of general sparse linear systems. 77-86
Volume 5, Number 2, June 1987
- Lambert Spaanenburg:
Editorial. 101 - Janusz A. Brzozowski, Michael Yoeli:
Combinational static CMOS networks. 103-122 - Christer Svensson:
Guest editorial. 123 - Mark R. Greenstreet, Peter Møller-Nielsen, Jørgen Staunstrup:
VLSI with a very low scale investment. 125-132 - Krzysztof Kuchcinski, Zebo Peng:
Microprogramming implementation of timed Petri nets. 133-144 - Tony Larsson:
Semantics of a hardware specification language and related transformation rules. 145-158 - B. Sikström, Lars Wanhammar, Morteza Afghahi, J. Pencz:
A high speed 2-D discrete cosine transform chip. 159-169 - Olli Vainio, Pekka Heinonen, Yrjö Neuvo:
Integrated FIR median hybrid filter. 171-177
Volume 5, Numbers 3-4, December 1987
- Lambert Spaanenburg:
Editorial. 191 - Daniele D. Caviglia, Vincenzo Piuri, Mauro Santomauro:
About folded-PLA area and folding evaluation. 193-215 - Yue-Sun Kuo, T. C. Hu:
An effective algorithm for optimal PLA column folding. 217-230 - Majid Sarrafzadeh, Franco P. Preparata:
A bottom-up layout technique based on two-rectangle routing. 231-246 - Howard C. Card:
VLSI computations: from physics to algorithms. 247-273 - Steven E. Butner:
Evaluation of a prototype VLSI tester. 275-288 - O. P. Traynor, Jon R. Malone:
Design rule checking and VLSI. 289-302 - Masao Sato, Tatsuo Ohtsuki:
Applications of computational geometry to VLSI layout pattern design. 303-317 - Nils Hedenstierna, Kjell O. Jeppson:
New algorithms for increased efficiency in hierarchical design rule checking. 319-336
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-22 20:57 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
