default search action

combined dblp search
author search
venue search
publication search

ask others

Integration, Volume 15

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

> Home > Journals > Integration

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Volume 15, Number 1, July 1993

- view
  authority control:
- export record
  dblp key:
  - journals/integration/AsharDK93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/AsharDK93
Pranav Ashar, Srinivas Devadas, Kurt Keutzer:
Path-delay-fault testability properties of multiplexor-based networks. 1-23
- view
  authority control:
- export record
  dblp key:
  - journals/integration/AndersonB93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/AndersonB93
Mark Anderson, Francine Berman:
Assessing partitioning/ scheduling/storage trade-offs for regular iterative algorithms. 25-50
- view
  authority control:
- export record
  dblp key:
  - journals/integration/SuKT93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SuKT93
S. J. Su, Yue-Sun Kuo, J. C. Tsay:
Adaptable quad tree techniques. 51-71
- view
  authority control:
- export record
  dblp key:
  - journals/integration/Molitor93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Molitor93
Paul Molitor:
A hierarchy preserving hierarchical bottom-up 2-layer wiring algorithm with respect to via minimization. 73-95
- view
  authority control:
- export record
  dblp key:
  - journals/integration/Lavenier93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Lavenier93
Dominique Lavenier:
An integrated 2D systolic array for spelling correction. 97-111

Volume 15, Number 2, October 1993

- view
  authority control:
- export record
  dblp key:
  - journals/integration/Wolf93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Wolf93
Wayne H. Wolf:
FSM decomposition for pipelined data. 117-131
- view
  authority control:
- export record
  dblp key:
  - journals/integration/NayakPS93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/NayakPS93
Amiya Nayak, Linda Pagli, Nicola Santoro:
Efficient construction of catastrophic patterns for VLSI reconfigurable arrays. 133-150
- view
  authority control:
- export record
  dblp key:
  - journals/integration/TragoudasT93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/TragoudasT93
Spyros Tragoudas, Ioannis G. Tollis:
River routing and density minimization for channels with interchangeable terminals. 151-178
- view
  authority control:
- export record
  dblp key:
  - journals/integration/WangW93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WangW93
Ting-Chi Wang, D. F. Wong:
Graph-based techniques to speed up floorplan area optimization. 179-199
- view
  authority control:
- export record
  dblp key:
  - journals/integration/BuonannoLSS93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BuonannoLSS93
Giacomo Buonanno, Fabrizio Lombardi, Donatella Sciuto, Yinan N. Shen:
Fault detection in TFCMOS/DFCMOS combinational gates. 201-227

Volume 15, Number 3, October 1993

- view
  authority control:
- export record
  dblp key:
  - journals/integration/GopalakrishnanB93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/GopalakrishnanB93
Ganesh Gopalakrishnan, Erik Brunvand:
Guest editors' introduction to the special issue on asynchronous systems. 233-239
- view
  authority control:
- export record
  dblp key:
  - journals/integration/NowickDDH93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/NowickDDH93
Steven M. Nowick, Mark E. Dean, David L. Dill, Mark Horowitz:
The design of a high-performance cache controller: a case study in asynchronous synthesis. 241-262
- view
  authority control:
- export record
  dblp key:
  - journals/integration/Chu93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Chu93
Tam-Anh Chu:
CLASS: a CAD system for automatic synthesis and verification of asynchronous finite state machines. 263-289
- view
  authority control:
- export record
  dblp key:
  - journals/integration/NielsenM93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/NielsenM93
Christian D. Nielsen, Alain J. Martin:
Design of a delay-insensitive multiply-accumulate unit. 291-311
- view
  authority control:
- export record
  dblp key:
  - journals/integration/SparsoS93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SparsoS93
Jens Sparsø, Jørgen Staunstrup:
Delay-insensitive multi-ring structures. 313-340
- view
  authority control:
- export record
  dblp key:
  - journals/integration/CoatesDS93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/CoatesDS93
Bill Coates, Al Davis, Ken Stevens:
The Post Office experience: designing a large asynchronous chip. 341-366

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.