default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDInternational Journal of Reconfigurable Computing, Volume 2013
Volume 2013, 2013
- André Borin Soares, Alexsandro Cristovão Bonatto
, Altamiro Amadeu Susin:
Development of a SoC for Digital Television Set-Top Box: Architecture and System Integration Issues. 783501:1-783501:10 - Taha Beyrouthy, Laurent Fesquet:
An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications. 517947:1-517947:12 - João Bispo, Nuno Miguel Cardanha Paulino, João M. P. Cardoso, João Canas Ferreira:
Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units. 340316:1-340316:20 - Maitane Barrenechea, Mikel Mendicute, Egoitz Arruti:
Fully Pipelined Implementation of Tree-Search Algorithms for Vector Precoding. 496013:1-496013:12 - Zheming Jin, Jason D. Bakos:
A Heuristic Scheduler for Port-Constrained Floating-Point Pipelines. 849545:1-849545:9 - Malte Baesler, Sven-Ole Voigt:
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs. 453173:1-453173:16 - Xabier Iturbe, Khaled Benkrid, Chuan Hong, Ali Ebrahim, Tughrul Arslan, Imanol Martinez:
Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence. 905057:1-905057:32 - René Cumplido, Peter Athanas, Jürgen Becker:
Selected Papers from the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011). 597323:1-597323:2 - Massimo Conti, Elmar U. K. Melcher, Jürgen Becker, Alisson Vasconcelos de Brito, Oliver Sander:
Selected Papers from the Symposium on Integrated Circuits and Systems Design (SBCCI 2011). 942021:1-942021:2 - Omar Ahmed, Shawki Areibi, Gary William Grewal:
Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm. 681894:1-681894:33 - John M. McNichols, Eric J. Balster, William F. Turri, Kerry L. Hill:
Design and Implementation of an Embedded NIOS II System for JPEG2000 Tier II Encoding. 140234:1-140234:9 - Krzysztof Jozwik, Shinya Honda, Masato Edahiro, Hiroyuki Tomiyama, Hiroaki Takada:
Rainbow: An Operating System for Software-Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs. 789134:1-789134:40 - Omar Ahmed, Shawki Areibi, Robert Collier, Gary William Grewal:
An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization. 130765:1-130765:23 - Mariem Turki, Zied Marrakchi, Habib Mehrez, Mohamed Abid:
Frequency Optimization Objective during System Prototyping on Multi-FPGA Platform. 853510:1-853510:12 - Kais Loukil, Nader Ben Amor, Mohamed Abid, Jean-Philippe Diguet:
Self-Adaptive On-Chip System Based on Cross-Layer Adaptation Approach. 141562:1-141562:17 - Emna Amouri, Habib Mehrez, Zied Marrakchi:
Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA. 802436:1-802436:24 - Bruno da Silva, An Braeken, Erik H. D'Hollander, Abdellah Touhafi:
Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools. 428078:1-428078:10
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-15 01:25 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
