Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDesign Automation for Embedded Systems, Volume 8
Volume 8, Number 1, March 2003
- Nikolaos S. Voros, Luis Sánchez
, Alejandro Alonso, Alexios N. Birbas, Michael K. Birbas, Ahmed Jerraya:
Hardware/Software Co-Design of Complex Embedded Systems: An Approach Using Efficient Process Models, Multiple Formalism Specification and Validation via Co-Simulation. 5-49 - Kostas Masselos, Francky Catthoor, Constantinos E. Goutis, Hugo De Man:
Systematic Application of Data Transfer and Storage Optimizing Code Transformations for Power Consumption and Execution Time Reduction in ACROPOLIS: A Pre-Compiler for Multimedia Applications. 51-86 - Øyvind Strøm, Kjetil Svarstad, Einar J. Aas:
On the Utilization of Java Technology in Embedded Systems. 87-106
Volume 8, Numbers 2-3, Juni 2003
- Editorial. 115-117
- Yongjin Ahn, Daehong Kim, Sunghyun Lee, Sanggyu Park, Sungjoo Yoo, Kiyoung Choi, Soo-Ik Chae:
An Efficient Simulation Environment and Simulation Techniques for Bluetooth Device Design. 119-138 - Xi Chen, Harry Hsieh, Felice Balarin, Yosinori Watanabe:
Formal Verification for Embedded System Designs. 139-153 - Arif Sasongko, Amer Baghdadi, Frédéric Rousseau, Ahmed Amine Jerraya:
Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable Platform. 155-171 - Li-C. Wang, Tao Feng, Kwang-Ting (Tim) Cheng, Magdy S. Abadir, Manish Pandey:
Enhanced Symbolic Simulation for Functional Verification of Embedded Array Systems. 173-188 - Francesco Poletti, Davide Bertozzi, Luca Benini, Alessandro Bogliolo:
Performance Analysis of Arbitration Policies for SoC Communication Architectures. 189-210 - Youngmin Yi, Dohyung Kim, Soonhoi Ha:
Fast and Time-Accurate Cosimulation with OS Scheduler Modeling. 211-228 - Alessandro Fin, Franco Fummi:
A Remote Methodology for Embedded Systems Design and Validation. 229-247 - Prabhat Mishra, Nikil D. Dutt, Hiroyuki Tomiyama:
Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications. 249-265
Volume 8, Number 4, December 2003
- Fabrice Kordon, Jörg Henkel:
An Overview of Rapid System Prototyping Today. 275-282 - Thilo Pionteck, Lukusa D. Kabulepa, Manfred Glesner:
On the Rapid Prototyping of Equalizers for OFDM Systems. 283-295 - Ralf Ludewig, Alberto García Ortiz, Tudor Murgan, Manfred Glesner:
Hardware-Assisted Signal Activity Analysis for Power Estimation in Rapid Prototyped Systems. 297-308 - Sushil Chandra Jain, Anshul Kumar, Shashi Kumar:
Hybrid Multi-FPGA Board Evaluation by Permitting Limited Multi-Hop Routing. 309-326 - Stanislav Chachkov, Didier Buchs:
Interfacing Software Libraries from Nondeterministic Prototypes. 327-343
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-22 20:55 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
