default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVLSI-SoC 2010: Madrid, Spain - Selected Papers
- José L. Ayala, David Atienza Alonso, Ricardo Reis:
VLSI-SoC: Forward-Looking Trends in IC and Systems Design - 18th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2010, Madrid, Spain, September 27-29, 2010, Revised Selected Papers. IFIP Advances in Information and Communication Technology 373, Springer 2012, ISBN 978-3-642-28565-3 - Aaron V. T. Do, Chirn Chye Boon, Manthena Vamshi Krishna, Manh Anh Do, Kiat Seng Yeo:
A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE 802.15.4 Standard Using Tuned Passive Mixer Output Pole. 1-21 - Oussama Elissati, Sébastien Rieubon, Eslam Yahya, Laurent Fesquet:
Self-Timed Rings: A Promising Solution for Generating High-Speed High-Resolution Low-Phase Noise Clocks. 22-42 - Rafik Khereddine, Louay Abdallah, Emmanuel Simeu, Salvador Mir, Fabio Cenni:
Adaptive Logical Control of RF LNA Performances for Efficient Energy Consumption. 43-68 - Manthena Vamshi Krishna, Xuan Jie, Manh Anh Do, Chirn Chye Boon, Kiat Seng Yeo, Aaron V. T. Do:
A 1.8-V 3.6-mW 2.4-GHz Fully Integrated CMOS Frequency Synthesizer for the IEEE 802.15.4. 69-99 - Christian Benkeser, Qiuting Huang:
Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE. 100-127 - Christoph Studer, Markus Wenk, Andreas Burg
:
VLSI Implementation of Hard- and Soft-Output Sphere Decoding for Wide-Band MIMO Systems. 128-154 - Maher Jridi, Ayman Alfalou:
Joint Optimization of Low-Power DCT Architecture and Efficient Quantization Technique for Embedded Image Compression. 155-181 - Gabriel Caffarena, Angel Fernandez Herrero, Juan A. López, Carlos Carreras:
Fast Fixed-Point Optimization of DSP Algorithms. 182-205 - Eliyah Kilada, Kenneth S. Stevens:
Design and Verification of Lazy and Hybrid Implementations of the SELF Protocol. 206-232 - Rémi Busseuil, Gabriel Marchesan Almeida, Luciano Ost, Sameer Varyani, Gilles Sassatelli, Michel Robert:
Adaptation Strategies in Multiprocessors System on Chip. 233-257 - Hailong Jiao, Volkan Kursun:
Tri-mode Operation for Noise Reduction and Data Preservation in Low-Leakage Multi-Threshold CMOS Circuits. 258-290 - Tsung-Yi Ho, Sheng-Hung Liu:
Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization. 291-311 - Oscar Alonso, Ángel Diéguez:
Control Electronics Integration toward Endoscopic Capsule Robot Performing Legged Locomotion and Illumination. 312-338 - Luc Claesen, Peter Vandoren, Tom Van Laerhoven, Andy Motten, Fabian Di Fiore, Frank Van Reeth, Jing Liao, Jinhui Yu:
Smart Camera System-on-Chip Architecture for Real-Time Brush Based Interactive Painting Systems. 339-353
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-31 20:20 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
