default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID14th MICRO 1981: Chatham (Cape Cod), Massachusetts, USA
- Dick Eckhouse:
Proceedings of the 14th annual workshop on Microprogramming, MICRO 1981, Chatham (Cape Cod), Massachusetts, USA. IEEE/ACM 1981 - Christos A. Papachristou:
Hardware microcontrol schemes using PLAs. 3-16 - Robert A. Mueller, Gearold R. Johnson:
Contrasting translation, verification and synthesis in software and firmware engineering. 17-22 - John Kershaw:
Two implementations of the 'FLEX' machine. 25-37 - Stanley Habib, Xue-liang Yang:
The use of a meta-assembler to design an M code interpreter on AMD2900 chips. 38-50 - Chiaki Ishikawa, Ken Sakamura, Mamoru Maekawa:
Adaptation and personalization of VLSI-based computer architecture. 51-61 - J. Eric Roskos, Robert I. Winner:
Toward user sharing of the microprogramming level under UNIX on the Perkin-Elmer 3220. 67-73 - Steven Geyer, Anthony Lake:
Development tools for user microprogramming. 74-77 - Kenneth F. Greenberg:
The Micro8 microcode assembler. 78-82 - Igor Hansen:
MIDAS - microprogram description and analysis system. 87 - Michael D. Poe, Ross W. Goodell, Simon C. Steely Jr.:
Issues of the design of a low level microprogramming language for global microcode compaction. 88-94 - Marleen Sint:
MIDL - a microinstruction description language. 95-106 - Joel F. Bartlett:
MicroTAL - a machine-dependent, high-level microprogramming language. 109-114 - Peter Marwedel:
A retargetable microcode generation system for a high-level microprogramming language. 115-123 - Alynn Klassen, Subrata Dasgupta:
S*(QM-1): An instantiation of the high level microprogramming language scheme S* for the nanodata QM-11. 124-130 - Richard F. Hobson, Patrick Hannon, Jonathan Thornburg:
High-level microprogramming with APL syntax. 131-139 - Jorge Francisco Martínez-Carballido, V. Michael Powers:
General microprogram width reduction using generator sets. 144-153 - Robert J. Sheraga, John L. Gieser:
Automatic microcode generation for horizontally microprogrammed processors. 154-168 - Alexandru Nicolau, Joseph A. Fisher:
Using an oracle to measure potential parallelism in single instruction stream programs. 171-182 - B. Ramakrishna Rau, Christopher D. Glaeser:
Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. 183-198 - Douglas J. Rideout:
Considerations for local compaction of nanocode for the nanodata QM-1. 205-214
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-11 21:36 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
