![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
20th MEMOCODE 2022: Shanghai, China
- 20th ACM-IEEE International Conference on Formal Methods and Models for System Design, MEMOCODE 2022, Shanghai, China, October 13-14, 2022. IEEE 2022, ISBN 979-8-3503-3190-5
- Itay Cohen
, Roi Fogler, Doron Peled:
A Reinforcement-Learning Style Algorithm for Black Box Automata. 1-11 - Robert Krook, John Hui, Bo Joel Svensson, Stephen A. Edwards, Koen Claessen:
Creating a Language for Writing Real-Time Applications for the Internet of Things. 1-20 - Jérôme Hugues, Lutz Wrage, John Hatcliff, Danielle Stewart:
Mechanization of a Large DSML: An Experiment with AADL and Coq. 1-9 - Surinder Sood
, Avinash Malik, Partha S. Roop:
Robust hardware-software Co-simulation framework for design and validation of Hybrid Systems. 1-11 - Andreas Lööw:
A small, but important, concurrency problem in Verilog's semantics? (Work in progress). 1-6 - Matthias Schaffeld
, Rebecca Bernemann
, Torben Weis
, Barbara König
, Viktor Matkovic
:
Lifecycle-Based View on Cyber-Physical System Models Using Extended Hidden Markov Models. 1-5 - Alex Baird, Hammond Pearce
, Srinivas Pinisetty, Partha S. Roop:
Runtime Interchange of Enforcers for Adaptive Attacks: A Security Analysis Framework for Drones. 1-11 - Alex Baird, Srinivas Pinisetty, Nathan Allen
, Nitish D. Patel, Partha S. Roop:
Runtime Verification for Clinically Interpretable Arrhythmia Classification. 1-10 - Eric Rothstein Morris, Jun Sun, Sudipta Chattopadhyay:
ORIGAMI: Folding Data Structures to Reduce Timing Side-Channel Leakage. 1-12 - Anup Das:
Real-Time Scheduling of Machine Learning Operations on Heterogeneous Neuromorphic SoC. 1-12 - Vinayak S. Prabhu, Meetkumar Savaliya:
Towards Efficient Input Space Exploration for Falsification of Input Signal Class Augmented STL. 1-11 - Samira Ait Bensaid, Mihail Asavoae, Farhat Thabet, Mathieu Jan:
Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs. 1-8 - Surinder Sood
, Avinash Malik, Partha S. Roop:
A novel approach to Real-time contract based reasoning for Hybrid Systems. 1-11 - Ruiqi Hu, Kairong Liu, Zhikun She:
Reach-Avoid Verification for Time-varying Systems with Uncertain Disturbances. 1-12
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.