![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
51st ICPP Workshops 2022: Bordeaux, France
- Workshop Proceedings of the 51st International Conference on Parallel Processing, ICPP Workshops 2022, Bordeaux, France, 29 August 2022 - 1 September 2022. ACM 2022, ISBN 978-1-4503-9445-1
- Jung-Hsien Wu, Jie-Yu Yang, Yu-Ching Chang, Min-Te Sun:
A Fast and Secure AKA Protocol for B5G. 1:1-1:7 - Jie Zhang, Cheng-Tsung Chan, Min-Te Sun:
Two-Stage Pre-processing for License Recognition. 2:1-2:10 - Guan-Wen Chen, Hsueh-Yi Lai, Tsì-Uí Ik:
Extracting High Definition Map Information from Aerial Images. 3:1-3:5 - Donghui Chen, Kazuya Sakai:
A User-Based Bike Return Algorithm for Docked Bike Sharing Systems. 4:1-4:8 - Anuva Kulkarni, Jelena Kovacevic, Franz Franchetti:
A framework for low communication approaches for large scale 3D convolution. 5:1-5:11 - Zheming Jin, Jeffrey S. Vetter:
A Study on Atomics-based Integer Sum Reduction in HIP on AMD GPU. 6:1-6:10 - Cristian Peñaranda Cebrián, Carlos Reaño
, Federico Silla:
Pipelined Compression in Remote GPU Virtualization Systems using rCUDA: Early Experiences. 7:1-7:7 - Taisuke Boku, Norihisa Fujita, Ryohei Kobayashi
, Osamu Tatebe:
Cygnus - World First Multihybrid Accelerated Cluster with GPU and FPGA Coupling. 8:1 - Eishi Arima, Minjoon Kang, Issa Saba, Josef Weidendorfer, Carsten Trinitis, Martin Schulz
:
Optimizing Hardware Resource Partitioning and Job Allocations on Modern GPUs under Power Caps. 9:1-9:10 - Meng-Shiuan Shih, Hung-Ming Lai, Chao-Lin Lee, Chung-Kai Chen, Jenq-Kuen Lee:
Register-Pressure Aware Predicator for Length Multiplier of RVV. 10:1-10:9 - Sheng-Yuan Cheng, Chun-Ping Chung, Robert Lai, Jenq-Kuen Lee:
Application Showcases for TVM with NeuroPilot on Mobile Devices. 11:1-11:8 - Geng-Ming Liang, Chuan-Yue Yuan, Meng-Shiun Yuan, Tai-Liang Chen, Kuan-Hsun Chen, Jenq-Kuen Lee:
The Support of MLIR HLS Adaptor for LLVM IR. 12:1-12:8 - Shao-Hua Wang, Chia-Heng Tu, Ching-Chun Jim Huang, Jyh-Ching Juang:
Execution Flow Aware Profiling for ROS-based Autonomous Vehicle Software. 13:1-13:7 - Ilias K. Kasmeridis
, Vassilios V. Dimakopoulos:
OpenMP Offloading in the Jetson Nano Platform. 14:1-14:8 - Hung-Ming Lai, Jenq-Kuen Lee:
Efficient Support of the Scan Vector Model for RISC-V Vector Extension. 15:1-15:8 - Yi-An Chen, Yi-Ping You:
Structured Concurrency: A Review. 16:1-16:8 - Hervé Yviquel, Márcio Machado Pereira, Emilio Francesquini
, Guilherme Valarini, Gustavo Leite, Pedro Henrique Di Francia Rosso, Rodrigo Ceccato
, Carla Cusihualpa, Vitoria Dias, Sandro Rigo, Alan Souza, Guido Araujo:
The OpenMP Cluster Programming Model. 17:1-17:11 - Delaram Talaashrafi, Johannes Doerfert, Marc Moreno Maza:
A Pipeline Pattern Detection Technique in Polly. 18:1-18:10 - Youngdae Kim, Kibaek Kim:
Accelerated Computation and Tracking of AC Optimal Power Flow Solutions Using GPUs. 19:1-19:8 - Vishwas Rao, Anirudh Subramanyam, Michel Schanen, Youngdae Kim, Ignas Satkauskas, Mihai Anitescu
:
Frequency Recovery in Power Grids using High-Performance Computing. 20:1-20:6 - Nikolaus Frohner, Jan Gmys, Nouredine Melab, Günther R. Raidl, El-Ghazali Talbi:
Parallel Beam Search for Combinatorial Optimization. 21:1-21:8 - Bruno Henrique Meyer, Wagner M. Nunan Zola:
Towards a GPU accelerated selective sparsity multilayer perceptron algorithm using K-Nearest Neighbors search. 22:1-22:5 - Mark Coletti, Chathika Gunaratne, Catherine D. Schuman, Robert M. Patton
:
Training reinforcement learning models via an adversarial evolutionary algorithm. 23:1-23:6 - Xueqin Du, Yulin He, Philippe Fournier-Viger, Joshua Zhexue Huang:
DenMG: Density-Based Member Generation for Ensemble Clustering. 24:1-24:7 - Jiangwei Shang, Zhan Zhang, Chuanyou Li, Kun Zhang, Lei Qian, Hongwei Liu:
A Software/Hardware Co-design Local Irregular Sparsity Method for Accelerating CNNs on FPGA. 25:1-25:7 - Evan Ramos, Sam White, Aditya Bhosale, Laxmikant V. Kalé:
Runtime Techniques for Automatic Process Virtualization. 26:1-26:10 - Zheng Du, Wenjie Zhao, Zhiwei Wen, Qiuming Luo:
Accelerating the Task Activation and Data Communication for Dataflow Computing. 27:1-27:7 - Tu Tran
, Benjamin Michalowicz
, Bharath Ramesh, Hari Subramoni, Aamir Shafi, Dhabaleswar K. Panda:
Designing Hierarchical Multi-HCA Aware Allgather in MPI. 28:1-28:10 - Hongxin Wang, Qiuming Luo, Zheng Du:
A Hybrid Data-flow Visual Programing Language. 29:1-29:6
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.