Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDINA-OCMC@HiPEAC 2014: Vienna, Austria
- Giorgos Dimitrakopoulos, Sören Sonntag, José Flich, Pascal Vivet:
Proceedings of the 8th International Workshop on Interconnection Network Architecture - On-Chip, Multi-Chip, INA-OCMC 2014, Vienna, Austria, January 22, 2014. ACM 2014, ISBN 978-1-4503-2639-1
Router design for on-chip interconnects
- Nihar Rathod, Shankar Balachandran, Neel Gala:
CAERUS: an effective arbitration and ejection policy for routing in an unidirectional torus. 1:1-1:4 - Alessandro Strano, Alberto Ghiribaldi, Hervé Tatenguem Fankem
, Davide Bertozzi:
A feature-rich NoC switch with cross-feature optimizations for the next generation of reliable and reconfigurable embedded systems. 2:1-2:4
Routing in off-chip interconnections
- Francisco J. Andújar, Juan A. Villar, Francisco J. Alfaro, José L. Sánchez, José Duato:
Deadlock-free routing mechanism for 3D twin torus networks. 3:1-3:4 - Nikolaos Chrysos, Fredy D. Neeser, Mitch Gusat, Cyriel Minkenberg, Wolfgang E. Denzel, Claude Basso:
All routes to efficient datacenter fabrics. 4:1-4:4 - Bogdan Prisacari, Germán Rodríguez, Marina García, Enrique Vallejo, Ramón Beivide, Cyriel Minkenberg:
Performance implications of remote-only load balancing under adversarial traffic in Dragonflies. 5:1-5:4
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-18 21:30 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
