Остановите войну!
for scientists:
default search action
C.-J. Richard Shi
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j37]Tingxuan Liang, Ruizhi Liu, Lei Yang, Yue Lin, C.-J. Richard Shi, Hongtao Xu:
Fall Detection System Based on Point Cloud Enhancement Model for 24 GHz FMCW Radar. Sensors 24(2): 648 (2024) - [i2]Hao Zhu, Kefan Jin, Rui Gao, Jialin Wang, C.-J. Richard Shi:
Timed-Elastic-Band Based Variable Splitting for Autonomous Trajectory Planning. CoRR abs/2402.02735 (2024) - 2023
- [c80]Jingsen Yang, Liangjian Lyu, Zirui Dong, Heyu Ren, C.-J. Richard Shi:
A 28-nW Noise-Robust Voice Activity Detector with Background Aware Feature Extraction. A-SSCC 2023: 1-3 - 2022
- [j36]Yanhong Wang, Qiaosha Zou, Yanmin Tang, Qing Wang, Jing Ding, Xin Wang, C.-J. Richard Shi:
SAIL: A Deep-Learning-Based System for Automatic Gait Assessment From TUG Videos. IEEE Trans. Hum. Mach. Syst. 52(1): 110-122 (2022) - [i1]Zihao Zhao, Yanhong Wang, Qiaosha Zou, Tie Xu, Fangbo Tao, Jiansong Zhang, Xiaoan Wang, C.-J. Richard Shi, Junwen Luo, Yuan Xie:
The Spike Gating Flow: A Hierarchical Structure Based Spiking Neural Network for Online Gesture Recognition. CoRR abs/2206.01910 (2022) - 2021
- [j35]Junying Hu, C.-J. Richard Shi, Jiang-She Zhang:
Saliency-based YOLO for single target detection. Knowl. Inf. Syst. 63(3): 717-732 (2021) - [c79]Shiwei Liu, Zihao Zhao, Yanhong Wang, Qiaosha Zou, Yiyun Zhang, C.-J. Richard Shi:
Systolic-Array Deep-Learning Acceleration Exploring Pattern-Indexed Coordinate-Assisted Sparsity for Real-Time On-Device Speech Processing. ACM Great Lakes Symposium on VLSI 2021: 353-358 - [c78]Xingfa Qiu, Qiaosha Zou, C.-J. Richard Shi:
Single-Pass On-Line Event Detection in Twitter Streams. ICMLC 2021: 522-529 - [c77]Chang Liu, Chun Zhao, C.-J. Richard Shi:
A Fully-Synthesizable Fast-Response Digital LDO Using Automatic Offset Control and Reuse. ISCAS 2021: 1-5 - 2020
- [j34]Haozhe Zhu, Yu Wang, C.-J. Richard Shi:
Tanji: a General-purpose Neural Network Accelerator with Unified Crossbar Architecture. IEEE Des. Test 37(1): 56-63 (2020) - [c76]Shiwei Liu, Haozhe Zhu, Chixiao Chen, Lihua Zhang, C.-J. Richard Shi:
XNORAM: An Efficient Computing-in-Memory Architecture for Binary Convolutional Neural Networks with Flexible Dataflow Mapping. AICAS 2020: 21-25 - [c75]Yitu Wang, Fan Chen, Linghao Song, C.-J. Richard Shi, Hai Helen Li, Yiran Chen:
ReBoc: Accelerating Block-Circulant Neural Networks in ReRAM. DATE 2020: 1472-1477
2010 – 2019
- 2019
- [j33]Chixiao Chen, Xindi Liu, Huwan Peng, Hongwei Ding, C.-J. Richard Shi:
iFPNA: A Flexible and Efficient Deep Learning Processor in 28-nm CMOS Using a Domain-Specific Instruction Set and Reconfigurable Fabric. IEEE J. Emerg. Sel. Topics Circuits Syst. 9(2): 346-357 (2019) - [c74]Chong Li, Kunyang Jia, Dan Shen, C.-J. Richard Shi, Hongxia Yang:
Hierarchical Representation Learning for Bipartite Graphs. IJCAI 2019: 2873-2879 - 2018
- [j32]Chixiao Chen, Hongwei Ding, Huwan Peng, Haozhe Zhu, Yu Wang, C.-J. Richard Shi:
OCEAN: An On-Chip Incremental-Learning Enhanced Artificial Neural Network Processor With Multiple Gated-Recurrent-Unit Accelerators. IEEE J. Emerg. Sel. Topics Circuits Syst. 8(3): 519-530 (2018) - [c73]Chixiao Chen, Huwan Peng, Xindi Liu, Hongwei Ding, C.-J. Richard Shi:
Exploring the programmability for deep learning processors: from architecture to tensorization. DAC 2018: 15:1-15:6 - [c72]Chong Li, C.-J. Richard Shi:
Constrained Optimization Based Low-Rank Approximation of Deep Neural Networks. ECCV (10) 2018: 746-761 - [c71]Chixiao Chen, Xindi Liu, Huwan Peng, Hongwei Ding, C.-J. Richard Shi:
iFPNA: A Flexible and Efficient Deep Neural Network Accelerator with a Programmable Data Flow Engine in 28nm CMOS. ESSCIRC 2018: 170-173 - [c70]Yingfei Xiang, Yu Wang, C.-J. Richard Shi:
A 13.56 MHz Active Rectifier With Self-Switching Comparator for Wireless Power Transfer Systems. ISOCC 2018: 54-55 - 2017
- [j31]Yu Wang, Na Yan, Hao Min, C.-J. Richard Shi:
A High-Efficiency Split-Merge Charge Pump for Solar Energy Harvesting. IEEE Trans. Circuits Syst. II Express Briefs 64-II(5): 545-549 (2017) - [c69]Chixiao Chen, Hongwei Ding, Huwan Peng, Haozhe Zhu, Rui Ma, Peiyong Zhang, Xiaolang Yan, Yu Wang, Mingyu Wang, Hao Min, C.-J. Richard Shi:
OCEAN: An on-chip incremental-learning enhanced processor with gated recurrent neural network accelerators. ESSCIRC 2017: 259-262 - 2015
- [c68]Chong Li, Suriyaprakash Natarajan, C.-J. Richard Shi:
Identifying DC bias conditions for maximum DC current in digitally-assisted analog design. ICECS 2015: 478-481 - 2010
- [j30]Lihong Zhang, Yuping Zhang, Yingtao Jiang, C.-J. Richard Shi:
Symmetry-aware placement algorithm using transitive closure graph representation for analog integrated circuits. Int. J. Circuit Theory Appl. 38(3): 221-241 (2010)
2000 – 2009
- 2008
- [j29]Lihong Zhang, Nuttorn Jangkrajarng, Sambuddha Bhattacharya, C.-J. Richard Shi:
Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(5): 791-802 (2008) - [j28]Bo Hu, C.-J. Richard Shi:
Simulation of Closely Related Dynamic Nonlinear Systems With Application to Process-Voltage-Temperature Corner Analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(5): 883-892 (2008) - [j27]Lingzhi Liu, C.-J. Richard Shi:
Sliced Message Passing: High Throughput Overlapped Decoding of High-Rate Low-Density Parity-Check Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(11): 3697-3710 (2008) - [c67]Lihong Zhang, C.-J. Richard Shi, Yingtao Jiang:
Symmetry-aware placement with transitive closure graphs for analog layout design. ASP-DAC 2008: 180-185 - [c66]Yiyu Shi, Lei He, C.-J. Richard Shi:
Scalable Symbolic Model Order Reduction. BMAS 2008: 112-117 - [c65]Cherry Wakayama, Wolf Kohn, Zelda B. Zabinsky, C.-J. Richard Shi:
A quantum-dot light-harvesting architecture using deterministic phase control. ISCAS 2008: 332-335 - [c64]Yu-Te Liao, C.-J. Richard Shi:
A 6-11GHz multi-phase VCO design with active inductors. ISCAS 2008: 988-991 - 2007
- [j26]Pavel V. Nikitin, C.-J. Richard Shi:
VHDL-AMS based modeling and simulation of mixed-technology microsystems: a tutorial. Integr. 40(3): 261-273 (2007) - [j25]Lili Zhou, Cherry Wakayama, C.-J. Richard Shi:
CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(7): 1270-1282 (2007) - [c63]Guoyong Shi, Weiwei Chen, C.-J. Richard Shi:
A Graph Reduction Approach to Symbolic Circuit Analysis. ASP-DAC 2007: 197-202 - [c62]Lili Zhou, Cherry Wakayama, Robin Panda, Nuttorn Jangkrajarng, Bo Hu, C.-J. Richard Shi:
Implementing a 2-Gbs 1024-bit 1/2-rate low-density parity-check code decoder in three-dimensional integrated circuits. ICCD 2007: 194-201 - [c61]Ming Su, Lili Zhou, C.-J. Richard Shi:
Maximizing the throughput-area efficiency of fully-parallel low-density parity-check decoding with C-slow retiming and asynchronous deep pipelining. ICCD 2007: 636-643 - 2006
- [j24]Lei Yang, C.-J. Richard Shi:
FROSTY: A program for fast extraction of high-level structural representation from circuit description for industrial CMOS circuits. Integr. 39(4): 311-339 (2006) - [j23]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, C.-J. Richard Shi:
Multilevel symmetry-constraint generation for retargeting large analog layouts. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(6): 945-960 (2006) - [j22]Zhao Li, C.-J. Richard Shi:
SILCA: SPICE-accurate iterative linear-centric analysis for efficient time-domain Simulation of VLSI circuits with strong parasitic couplings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(6): 1087-1103 (2006) - [j21]Guoyong Shi, Bo Hu, C.-J. Richard Shi:
On symbolic model order reduction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(7): 1257-1272 (2006) - [j20]C.-J. Richard Shi, Michael W. Tian, Guoyong Shi:
Efficient DC fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(7): 1392-1400 (2006) - [j19]Zhao Li, C.-J. Richard Shi:
A Quasi-Newton Preconditioned Newton-Krylov Method for Robust and Efficient Time-Domain Simulation of Integrated Circuits With Strong Parasitic Couplings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(12): 2868-2881 (2006) - [j18]Lei Yang, Hui Liu, C.-J. Richard Shi:
Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder. IEEE Trans. Circuits Syst. I Regul. Pap. 53-I(4): 892-904 (2006) - [c60]Lili Zhou, Cherry Wakayama, Nuttorn Jangkrajarng, Bo Hu, C.-J. Richard Shi:
A high-throughput low-power fully parallel 1024-bit 1/2-rate low density parity check code decoder in 3-dimensional integrated circuits. ASP-DAC 2006: 92-93 - [c59]Zhao Li, C.-J. Richard Shi:
A quasi-newton preconditioned Newton-Krylov method for robust and efficient time-domain simulation of integrated circuits with strong parasitic couplings. ASP-DAC 2006: 402-407 - [c58]Nuttorn Jangkrajarng, Lihong Zhang, Sambuddha Bhattacharya, Nathan Kohagen, C.-J. Richard Shi:
Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts. ICCAD 2006: 342-348 - [c57]Bo Hu, C.-J. Richard Shi:
Improved automatic differentiation method for efficient model compiler. ISCAS 2006 - 2005
- [j17]Guoyong Shi, C.-J. Richard Shi:
Model-order reduction by dominant subspace projection: error bound, subspace computation, and circuit applications. IEEE Trans. Circuits Syst. I Regul. Pap. 52-I(5): 975-993 (2005) - [c56]Lei Yang, Manyuan Shen, Hui Liu, C.-J. Richard Shi:
An FPGA implementation of low-density parity-check code decoder with multi-rate capability. ASP-DAC 2005: 760-763 - [c55]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, C.-J. Richard Shi:
Template-driven parasitic-aware optimization of analog integrated circuit layouts. DAC 2005: 644-647 - [c54]Zhao Li, C.-J. Richard Shi:
An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation. DATE 2005: 752-757 - [c53]Lei Yang, Hui Liu, C.-J. Richard Shi:
VLSI implementation of a low-error-floor and capacity-approaching low-density parity-check code decoder with multi-rate capacity. GLOBECOM 2005: 6 - [c52]Lei Yang, Cherry Wakayama, C.-J. Richard Shi:
Noise aware behavioral modeling of the E-Delta fractional-N frequency synthesizer. ACM Great Lakes Symposium on VLSI 2005: 138-142 - [c51]Bo Hu, C.-J. Richard Shi:
Fast-yet-accurate PVT simulation by combined direct and iterative methods. ICCAD 2005: 495-501 - [c50]Bo Hu, Zhao Li, Lili Zhou, C.-J. Richard Shi, Kwang-Hyun Baek, Myung-Jun Choe:
Model-compiler based efficient statistical circuit analysis: an industry case study of a 4 GHz/6-bit ADC/DAC/DEMUX ASIC. ISCAS (6) 2005: 5621-5624 - [c49]Vikram Jandhyala, Yasuo Kuga, David J. Allstot, C.-J. Richard Shi:
Bridging Circuits and Electromagnetics in a Curriculum Aimed at Microelectronic Analog and Microwave Simulation and Design. MSE 2005: 45-46 - [c48]Roy Hartono, Nuttorn Jangkrajarng, Sambuddha Bhattacharya, C.-J. Richard Shi:
Automatic Device Layout Generation for Analog Layout Retargeting. VLSI Design 2005: 457-462 - 2004
- [j16]Sheldon X.-D. Tan, C.-J. Richard Shi:
Efficient approximation of symbolic expressions for analog behavioral modeling and analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(6): 907-918 (2004) - [c47]Zhao Li, Ravikanth Suravarapu, Roy Hartono, Sambuddha Bhattacharya, Kartikeya Mayaram, C.-J. Richard Shi:
CrtSmile: a CAD tool for CMOS RF transistor substrate modeling incorporating layout effects. ASP-DAC 2004: 163-168 - [c46]Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Roy Hartono, C.-J. Richard Shi:
Multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting. ASP-DAC 2004: 394-399 - [c45]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Roy Hartono, C.-J. Richard Shi:
Hierarchical extraction and verification of symmetry constraints for analog layout automation. ASP-DAC 2004: 400-405 - [c44]Guoyong Shi, C.-J. Richard Shi:
Parametric reduced order modeling for interconnect analysis. ASP-DAC 2004: 774-779 - [c43]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Roy Hartono, C.-J. Richard Shi:
Correct-by-construction layout-centric retargeting of large analog designs. DAC 2004: 139-144 - [c42]Bo Wan, C.-J. Richard Shi:
Hierarchical Multi-Dimensional Table Lookup for Model Compiler Based Circuit Simulation. DATE 2004: 1310-1315 - [c41]Zhao Li, C.-J. Richard Shi:
A coupled iterative/direct method for efficient time-domain simulation of nonlinear circuits with power/ground networks. ISCAS (5) 2004: 165-168 - [c40]Pavel V. Nikitin, Vikram Jandhyala, Daniel A. White, Nathan Champagne, John D. Rockway, C.-J. Richard Shi, Chuanyi Yang, Yong Wang, Gong Ouyang, Rob Sharpe, John W. Rockway:
Modeling and Simulation of Circuit-Electromagnetic Effects in Electronic Design Flow. ISQED 2004: 244-249 - [c39]Bo Wan, Pavel V. Nikitin, C.-J. Richard Shi:
Circuit level modeling and simulation of mixed-technology systems. SoCC 2004: 113-116 - 2003
- [j15]Sheldon X.-D. Tan, C.-J. Richard Shi:
Efficient DDD-Based Interpretable Symbolic Characterization of Large Analog Circuits. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 86-A(12): 3110-3118 (2003) - [j14]Sheldon X.-D. Tan, C.-J. Richard Shi:
Balanced multi-level multi-way partitioning of analog integrated circuits for hierarchical symbolic analysis. Integr. 34(1-2): 65-86 (2003) - [j13]Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Roy Hartono, C.-J. Richard Shi:
IPRAIL - intellectual property reuse-based analog IC layout automation. Integr. 36(4): 237-262 (2003) - [j12]Sheldon X.-D. Tan, C.-J. Richard Shi:
Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(3): 277-284 (2003) - [j11]Sheldon X.-D. Tan, C.-J. Richard Shi, Jyh-Chwen Lee:
Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(12): 1678-1684 (2003) - [c38]Sheldon X.-D. Tan, C.-J. Richard Shi:
Efficient DDD-based term generation algorithm for analog circuit behavioral modeling. ASP-DAC 2003: 789-794 - [c37]Bo Wan, Bo P. Hu, Lili Zhou, C.-J. Richard Shi:
MCAST: an abstract-syntax-tree based model compiler for circuit simulation. CICC 2003: 249-252 - [c36]Alicia Manthe, Zhao Li, C.-J. Richard Shi:
Symbolic analysis of analog circuits with hard nonlinearity. DAC 2003: 542-545 - [c35]Alicia Manthe, Zhao Li, C.-J. Richard Shi, Kartikeya Mayaram:
Symbolic Analysis of Nonlinear Analog Circuits. DATE 2003: 11108-11109 - [c34]Lei Yang, C.-J. Richard Shi:
FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits. ICCAD 2003: 741-747 - [c33]Zhao Li, C.-J. Richard Shi:
SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects. ICCAD 2003: 793-800 - [c32]Sambuddha Bhattacharya, C.-J. Richard Shi:
Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis. ISCAS (4) 2003: 660-663 - [c31]Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Roy Hartono, C.-J. Richard Shi:
Automatic analog layout retargeting for new processes and device sizes. ISCAS (4) 2003: 704-707 - [c30]Pavel V. Nikitin, Winnie Yam, C.-J. Richard Shi:
Parametric Equivalent Circuit Extraction for VLSI Structures. VLSI-SOC 2003: 198-203 - 2002
- [c29]Vikram Jandhyala, Yong Wang, Dipanjan Gope, C.-J. Richard Shi:
Coupled Electromagnetic-Circuit Simulation of Arbitrarily-Shaped Conducting Structures Using Triangular Meshes. ISQED 2002: 38-42 - 2001
- [j10]C.-J. Richard Shi, Sheldon X.-D. Tan:
Compact representation and efficient generation of s-expandedsymbolic network functions for computer-aided analog circuit design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(7): 813-827 (2001) - [c28]Sheldon X.-D. Tan, C.-J. Richard Shi:
Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling. DAC 2001: 550-554 - [c27]Dragos Lungeanu, C.-J. Richard Shi:
Distributed Event-Driven Simulation of VHDL-SPICE Mixed-Signal Circuits. ICCD 2001: 302-307 - [c26]Alicia Manthe, C.-J. Richard Shi:
Lower Bound Based DDD Minimization for Efficient Symbolic Circuit Analysis. ICCD 2001: 374-379 - 2000
- [j9]C.-J. Richard Shi, Sheldon X.-D. Tan:
Canonical symbolic analysis of large analog circuits withdeterminant decision diagrams. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(1): 1-18 (2000) - [j8]Sheldon X.-D. Tan, C.-J. Richard Shi:
Hierarchical symbolic analysis of analog integrated circuits viadeterminant decision diagrams. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(4): 401-412 (2000) - [c25]Xiang-Dong Tan, C.-J. Richard Shi:
Symbolic circuit-noise analysis and modeling with determinant decision diagrams. ASP-DAC 2000: 283-288 - [c24]Tao Pi, C.-J. Richard Shi:
Analog-testability analysis by determinant-decision-diagrams based symbolic analysis. ASP-DAC 2000: 541-546 - [c23]Tao Pi, C.-J. Richard Shi:
Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits. DAC 2000: 19-22 - [c22]Youcef Bourai, C.-J. Richard Shi:
Layout Compaction for Yield Optimization via Critical Area Minimization. DATE 2000: 122-125 - [c21]Dragos Lungeanu, C.-J. Richard Shi:
Parallel and Distributed VHDL Simulation. DATE 2000: 658-662
1990 – 1999
- 1999
- [j7]C.-J. Richard Shi, Janusz A. Brzozowski:
A Characterization of Signed Hypergraphs and Its Applications to VLSI Via Minimization and Logic Synthesis. Discret. Appl. Math. 90(1-3): 223-243 (1999) - [j6]C.-J. Richard Shi, Michael W. Tian:
Simulation and sensitivity of linear analog circuits under parameter variations by Robust interval analysis. ACM Trans. Design Autom. Electr. Syst. 4(3): 280-312 (1999) - [c20]Xiang-Dong Tan, C.-J. Richard Shi:
Balanced Multi-Level Multi-Way Partitioning of Large Analog Circuits for Hierarchical Symbolic Analysis. ASP-DAC 1999: 1-4 - [c19]Youcef Bourai, C.-J. Richard Shi:
Symmetry Detection for Automatic Analog-Layout Recycling. ASP-DAC 1999: 5-8 - [c18]Xiang-Dong Tan, C.-J. Richard Shi, Dragos Lungeanu, Jyh-Chwen Lee, Li-Pen Yuan:
Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings. DAC 1999: 78-83 - [c17]Xiang-Dong Tan, C.-J. Richard Shi:
Interpretable Symbolic Small-Signal Characterization of Large Analog Circuits using Determinant Decision Diagrams. DATE 1999: 448-453 - [c16]Dragos Lungeanu, C.-J. Richard Shi:
Distributed simulation of VLSI systems via lookahead-free self-adaptive optimistic and conservative synchronization. ICCAD 1999: 500-504 - 1998
- [j5]Nihal J. Godambe, C.-J. Richard Shi:
Behavioral Level Noise Modeling and Jitter Simulation of Phase-Locked Loops with Faults Using VHDL-AMS. J. Electron. Test. 13(1): 7-17 (1998) - [j4]C.-J. Richard Shi:
Entity Overloading for Mixed-Signal Abstraction in VHDL. J. Inf. Sci. Eng. 14(3): 633-644 (1998) - [j3]C.-J. Richard Shi, Janusz A. Brzozowski:
Cluster-cover a theoretical framework for a class of VLSI-CAD optimization problems. ACM Trans. Design Autom. Electr. Syst. 3(1): 76-107 (1998) - [c15]C.-J. Richard Shi, Michael W. Tian:
Automatic Test Generation for Linear Analog Circuits under Parameter Variations. ASP-DAC 1998: 501-506 - [c14]C.-J. Richard Shi:
Mixed-Signal Hardware Description Languages in the Era of System-on-Silicon: Challenges and Opportunities (Abstract of Embedded Tutorial). ASP-DAC 1998: 543 - [c13]C.-J. Richard Shi, Xiang-Dong Tan:
Efficient derivation of exact s-expanded symbolic expressions for behavioral modeling of analog circuits. CICC 1998: 463-466 - [c12]Michael W. Tian, C.-J. Richard Shi:
Efficient DC Fault Simulation of Nonlinear Analog Circuits. DATE 1998: 899-904 - [c11]Michael W. Tian, C.-J. Richard Shi:
Nonlinear Analog DC Fault Simulation by One-Step Relaxation. VTS 1998: 126-131 - 1997
- [j2]C.-J. Richard Shi, Anthony Vannelli, Jirí Vlach:
Performance-Driven Layer Assignment by Integer Linear Programming and Path-Constrained Hypergraph Partitioning. J. Heuristics 3(3): 225-243 (1997) - [c10]C.-J. Richard Shi:
Block-level fault isolation using partition theory and logic minimization techniques. ASP-DAC 1997: 319-324 - [c9]C.-J. Richard Shi:
Solving constrained via minimization by compact linear programming. ASP-DAC 1997: 635-640 - [c8]Michael W. Tian, C.-J. Richard Shi:
Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances. DAC 1997: 275-280 - [c7]C.-J. Richard Shi, Xiang-Dong Tan:
Symbolic analysis of large analog circuits with determinant decision diagrams. ICCAD 1997: 366-373 - [c6]Nihal J. Godambe, C.-J. Richard Shi:
Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS. VTS 1997: 177-183 - 1996
- [c5]C.-J. Richard Shi:
Entity overloading for mixed-signal abstraction in VHDL. EURO-DAC 1996: 562-567 - [c4]Olivier Coudert, C.-J. Richard Shi:
Exact Dichotomy-based Constrained Encodi. ICCD 1996: 426-431 - 1995
- [c3]C.-J. Richard Shi, Janusz A. Brzozowski:
A framework for the analysis and design of algorithms for a class of VLSI-CAD optimization problems. ASP-DAC 1995 - 1992
- [c2]C.-J. Richard Shi, Janusz A. Brzozowski:
Efficient constrained encoding for VLSI sequential logic synthesis. EURO-DAC 1992: 266-271 - [c1]C.-J. Richard Shi:
A signed hypergraph model of constrained via minimization. Great Lakes Symposium on VLSI 1992: 159-166 - 1991
- [j1]Jirí Vlach, James A. Barby, Anthony Vannelli, T. Talkhan, C.-J. Richard Shi:
Group delay as an estimate of delay in logic. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 10(7): 949-953 (1991)
Coauthor Index
aka: Xiang-Dong Tan
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-21 17:40 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint